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ABSTRACT 
( 
' 
-
An analog comparator has been designed, fabricated using a 
complementary bipolar linear array, and tested. On-chip thin film resistors allow 
the input offset voltage to be trimmed to within less than ±50 µV. The voltage 
gain is calculated to be 6,400 (76.1 dB). The measured average value of the 
input bias current is 3.3 µA while the ±3a value of the input offset current is ±173 
nA. Vertical PNP transistors, as opposed to commonly used Zener diodes, 
perform the level shifting with high speed while allowing the use of a 5-to-1 O V 
power supply. In addition, a modified emitter-coupled pair amplifier design has 
been used to achieve a 2.1 ns typical propagation delay. The power dissi_pation 
is 247 mW with ±5V power supplies. 
1 
PREFACE 
There is a growing trend of performing the signal processing using digital 
techniques regardless whether the input signal is of the analog or digital form. 
The conversion of the analog signals to the digital form has been greatly 
facilitated by the development of high-performance data converters that are 
either stand-alone (hybrid or monolithic) or integrated with the rest of the digital 
processing circuitry. An important and basic block of the data converters is the 
comparator. 
Generally, the resolution and the sampling rate of the converter is 
strongly dependent on the precision and time response of the comparator(s) 
employed. Therefore, the ability to convert analog signals to the digital form is 
contingent upon the ability to realize comparators that combine precision and 
speed. 
This thesis explores the advantages derived from the use of an advanced 
complementary bipolar process for the design of a high performance 
comparator. In Chapter 1, a brief description of the comparator function and 
applications is made and the most important specification parameters are 
!~,~., 
defined. In addition, the performance achieved by some recently introduced 
·· comparators is presented. 
In Chapter 2, the comparator specifications are derived from a typical AID 
converter requirement. Given the overall gain, the optimum number of gain 
stages is calculated from a simplified amplifier model. In Chapter 3 , the device 
characteristics of the complementary bipolar process are presented. The 
comparator transistor-level circuit design is discussed in Chapter 4. The 
experimental results are presented in Chapter 5 and discussed in Chapter 6. 
2 
CHAPTER 1 
General Introduction 
1.1. Introduction 
A comparator compares two analog input signals and provides a digital 
output that is a function of their difference. Therefore, since it is in effect a 1-bit 
AID converter, the comparator is one of the most important elements of the AID 
converters. The comparators are also the basic element of pulse-width 
modulators, peak detectors, delay generators, switch drivers, etc. 
A comparator is essentially a fast, high-gain amplifier whose digital 
output is either "high" or "low", except when switching. When the comparator is 
in the switching region, the voltage gain is large, and the device is said to be in 
the linear region. The comparator is designed to be used in an open-loop 
configuration , and therefore, it does not require frequency compensation. 
However, most practical comparators have a small amount of input 
hysteresis to help keep noise from causing the output to "chatter" (1 ]. Also, most 
comparators have a latch input, which makes it possible to freeze the output at a 
state it has at a given instant of tir,,e, in response to a logic signal. Since the 
comparator is producing a digital decision, its outputs are compatible with either 
TTL or ECL. Generally, the comparators with ECL compatible outputs have 
faster response time than those with TTL. 
The comparator circuit configuration and the. fabrication process used 
depends on the performance requirements. For very fast response, the 
comparators are usually designed in advanced all-NPN processes. These 
circuits use zener diodes for voltage level shifting [2]. Since the device 
breakdown is low and the zener breakdown is over 5 V, the allowed supply 
3 
range is limited. However, comparators have also been designed in processes 
that include JFET's or vertical PNP transistors [3,4]. 
The JFET, when used at the input stage, provides high input impedance 
and level shifting. However, their transconductance is low, and their large 
mismatch results in large input offset voltage. Comparators that use the vertical 
PNP's have been reported, but the best propagation delay reported was as high 
as 20 ns. It is the purpose of this work to investigate circuit techniques with 
which a total propagation delay of under 3 ns is achieved "'.'{hile the comparator 
can produce a valid output digital logic level even when the difference between 
the two input signals is as low as 1.221 mV and as high as 5 V {required 
precision for a 12-bit system). 
1.2. Definition of Comparator Performance Parameters 
The precision of a comparator is measured with parameters that are 
similar to those of an op amp. The voltage gain Av and the input offset voltage 
V10 provide a measure of the input voltage window outside of which the digital 
outputs are at valid digital levels. Thus, no digital information can be obtained 
when the input voltage has values that fall within this uncertainty window. Note 
that the voltage gain .does not have any meaning for comparators that have 
built-in hysteresis. Also, the other DC parameters are many times difficult to 
extract from the transfer function of these comparators. 
" It is therefore natural to propose a new comparator performance 
parameter, called input uncertainty window, that is universally applicable to all 
comparators, with or without hysteresis.In addition, the input referred error 
voltage, due to the input offset voltage being a function of the source 
impedance, input common-mode, and power supply variations, could also be 
added to the uncertainty window. A formal definition of this new comparator 
parameter would be 
Input Uncertainty Window (Vu) is the range of 
values of the input voltage values within which 
4 
, 
Q 
the digital information at the output are 
unspecified. 
The units of this can be Volts or, as in AID converters, fractions of a least 
significant bit (LSB). For example, an LSB/4 of input uncertainty window would 
mean that the comparator can effectively compare two signals that have a 
magnitude difference as small as one LSB/4. 
The most importart figure of merit that describes the speed performance of a 
comparator is the input to output propagation delay to. It is the measure of the 
time that the comparator takes to provide a digital output signal in response to 
an analog threshold crossing at the input. Depending on the application, the 
variation of the propagation delay with input over-drive level is desired to be as 
small as possible. This is because the absolute value of the propagation delay 
can be calibrated out but it is very difficult to do that for its dispersion. 
The definition of the most important comparator performance parameters are 
listed bellow 
Input Offset Voltage (V10) . 
The differential input DC voltage required to null the output voltage. The ECL 
output is considered nulled when the differential output voltage is zero. 
Input Bias Current (la) 
The average of the currents flowing into the input terminals when the differential 
output voltage is nulled. 
Input Offset Current (los) 
The difference in the currents flowing into the two input terminals when the 
differential output voltage is nulled. 
Voltage Gain (Av) 
The ratio of the change in differential output voltage to the change in differential 
input voltage. 
5 
Input Resistance (RtN) 
The ratio of the change in input voltage to the change in input current at either 
terminal with the other grounded. 
Common-Mode Rejection Ratio (CMRR) 
The ratio of the change in common-mode voltage to the corresponding change 
in input offset voltage. 
Power Supply Rejection Ratio (PSRR) 
The ratio of the change in either supply voltage to the corresponding change in 
input offset voltage. 
Common-Mode Voltage Range (VcM) 
The range of common-mode voltage at the input for which operation within 
specifications is guaranteed. 
Input Overdrive (Voo) 
The applied differential input voltage in excess of the comparator input offset 
voltage. 
Input to Output Propagation Delay (iv) 
The propagation delay measured from the time the differential input signal 
equals the input offset voltage to the 50o/o point of the output transition. 
Latch Setup Time (is) 
The minimum time before the compare-to-latch transition of the latch enable 
signal that the input signal must remain unchang.ed in order to be acquired and 
held at the output. 
Latch Hold Time (iH) 
The minimum time after the compare-to-latch transition of the latch enable 
signal that the input signal must remain unchanged in order to be acquired and 
held at the output. 
6 
Latch Pulse Width {tpw) 
The minimum time that the latch enable signal must be in the compare mode in 
order to acquire and subsequently hold an input signal change. 
Latch Disable Propagation Delay (rLv) 
The propagation delay measured between the 50°/o point of the latch-to-
compare transition of the latch enable signal and 50o/o point of the output 
transition. 
1 . 3. State of the Art 
Table 1.1 lists some examples of high-speed comparators reported and/or are 
commercially available (5]. Only the stand-alone comparators are listed. The 
comparators used as part of ,monolithic AID converters have less stringent output load 
', 
drive requirements so that meaningful performance comparison is not valid. 
TABLE 1.1 
R t ti epresen a ve H. h S d C 1a - pee ( omparators , 
Manufacturer Model 'to/Voo v,o Is Av (VN) VcM (V) (mV,max) {µA,max) (ns,max/mV) 
Analog Dev. AD96687 3.5/10 2 10 - +5/-2.5 
Elantec EL2018 30/5 3 0.3 15,000 + 12/-12 
Harris HF-0003 3.4/5 1'4.3/1 5 12 ---- +4.8/-2.9 
VTC VC7690 1.8/10 5 20 400 +2.5/-2.5 
Honeywell HCM96870A 2.3/10 3 20 4000 +2.5/-2.5 
Plessey SP93802 1/10 3.5 9 20 +2.6/-2.1 
PMI CMP-08 9.5/5 2.5 13 800 +2. 7/-3.0 
7 
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CHAPTER 2 
Block-Level Requirements 
2.1. Precision Performance Requirements 
2.1.1. Comparator DC Block-Level Model 
The DC error sources of the comparator, in a similar fashion to the op 
amp, can be modeled as simple current and voltage generators. A model that 
includes DC errors due to the input offset voltage and current, input bias current, 
input resistance, and voltage gain is shown in Figure 2.1. The model is valid 
only when the comparator is in the linear region. It is also assumed that the 
differential output is F1 OOK ECL compatible and there is no built-in hysteresis. 
V1N + 
los 
2 
Yid 
VIN.[>-_...,_ _________ -+...., • 
le 
Qout 
Vod 
• 
Oou1 
Figure 2.1. Equivalen~ circuit for the comparator including input offset 
voltage and current, input bias current, and input resistance. 
8 
The range within which the linear model is valid can be deduced by first 
considering the ideal DC transfer function of the comparator shown in Figures 
2.2 and 2.3. The DC level of each output is plotted in (a) while the differential 
output versus the (differential) input is shown in {b). For a given value of gain 
Av, the linear differrential input range is 
V"d - ~ 1 
- Av => 
(V V ) 2{VoH - VoL) IH - IL = Av (2.1) 
Table 2.1 lists the differential input linear voltage range for different values of 
gain. Assuming zero offset voltage and current, the minimum value of the 
differential input voltage has to be larger than this input linear voltage range so 
that the·output can produce a valid logic level. Outside this range the gain of the 
comparator is zero. Therefore, the ideal comparator transfer function is given by 
0 for I Vid I > VoH - VQ L Av 
H - (2.2) VoH - Vo L 
Av for I Vid I < Av -
TABLE 2.1 
1near 1 eren 1a 1npu t range as a f unc 10n o f 
• gain 
Av (V1H-V1L)/2 (typ, (VrH-VtL)/2 (max, (V1H-V1L)/2 (min, 
i'VN11 uVt uV1 uv·, • 
256 1'28'1 2,980 3,633 2,324 
512 (29· 1,490 1,816 1,162 
1 ,024 '21 •JI 745 908 581 
2,048 1·211 · 373 454 
!• • 
~ ' ' .. 290 
4,096 1'212'1 186 227 145 
8,192 i'213 t 93 113 73 
16,384 1214 47 57 .,, . 36 
32,768 ,·21s·1 23 28 18 
65 536 1·21s. 
. I 
12 14 9 
131,072 '217 t 6 7 4 
. ' . 
9 ' 
> 
E 
.. 
.,, 
0 
> 
-880 
-952 ..,.._. ___ _ 
- VOH(max) 
------~------t VOH 
> -1025 .__ _____. V OH(rnn) 
E ------ - --------------------,-----1 ----------------- -- :---- ---------------- ~----------:------- - - -------
- . . 
.. 
\ \ 1 -1334 
"5 
Qout Qout 
- - - - ~ - - - - - - - - -. - - - - -
. 
• . 
. 
.................................. , ........................... . 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
VOM 
0 
-as 
~ -1620 
c -111 s 
. 
. 
. 
. 
. . 
........ -·- ... ... ..... .... . . . . . . . .. . . . . ............................. - .... ,. .......... -· ........... - -- . . . .. . . . ............. ----· ................. . 
. ' 
' ' 
' ' 
V OL(max) 
Vol 
-1810 _ . ' . . -
. ' 
. ' V OL(min) 
C Linear Region ~! 
VIL 0 VIH 
vld 
Figure 2.2. Ideal DC transfer characteristics for each of the 
outputs of an F1 OOK ECL compatible comparator 
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VoH-VOL 
V OH(minf V OL(min) 
V OL(max) ·V OH(min) 
VOL-VOH 
VOL(minfVOH(max) 
Figure 2.3. Ideal differential-output transfer characteristics of 
an F1 OOK ECL compatible comparator 
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2.1.2 DC Error Budget Analysis 
The DC error contributions of the input resistance, bias and off
set 
currents become finite when the comparator is driven by finite i
mpedance 
sources. The error contributions are calculated when the com
parator is 
connected as shown in Figure 2.4 based on the model of Figure 2
.1. In the 
linear range, the output signal is 
Vod = A~R [vs+ (V10 - ls.1Rs - losAs)] 
1 + s 
R1N 
(2.3) 
where, R 
Asp+ RsN 
s = 2 ' ~Rs = A
sp - RSN 
The effect of the input resistance is to decrease the voltage gain. How
eyer, the 
decrease can be neglected since the source impedance is usually mu
ch lower 
than the input resistance. Since the input bias current contributes an o
ffset term 
that is proportional to the source impedance mismatch, then this te
rm can be 
nulled by making both impedances equal. The offset current error co
ntribution 
can only be reduced by decreasing the average value of the input impe
dances. 
Rsp 
+ 
Qout 
+ 
Yid Vod 
• 
RSN 
-Qout 
-
Figure 2.4. Comparator connection used for the error budget calcula
tion 
11 
VIN+ + 
Vld 
• 
+ 
Vod 
• 
Qoul 
-Qoul 
Figure 2.5. Equivalent circuit for the comparator including the source 
impedance error contributions. 
Therefore, as far as the application is concerned, the mismach between 
the bias currents is more important than their absolute values. This has serious 
implications for the design of the comparator. It means that the addition of 
circuitry to reduce the input bias currents is useless since their mismatch can 
actually get worse. Furthermore, the input shot noise, and input capacitance 
more than doubles. It is for these reasons that the comparator configuration 
described in this thesis does not include any input bias current cancellation 
cicuitry. 
Based on equation (2.3), the comparator model of Figure 2.1 can be 
merged with the circuit of Figure 2.4 to produce a simpler but complete model 
shown in Figure 2.5. The input offset, input bias and offset currents error 
contributions are modeled with a single offset voltage source given by 
Vio = V10 - IBL\Rs - losRs 
and the gain is modified. by the inp:~t resistance as 
I 
Av = 
Av 
1 + 2Rs 
R1N 
(~Av) 
12 
(2.4) 
{2.5) 
Note that the quantities of Equation (2.4) are statistical variables. Therefore, 
assuming they are statistically independent, the maximum value of Vio is the 
root-mean-square sum of the individual maximum errors. 
Since, 
Yid = Vio + (VIN+ - V1N-) (2.6) 
then the complete DC transfer of th:.; comparator that includes the input error 
sources is given by 
O for IV1N+ - V1N- I 
VoH-VoL 
> I + 
Av 
I 
IV 101 
H = (? 7) 
< VoH - Vo L 
-
I + 
Av 
I 
Av for IV IN+ - VIN - f 
I IV 101 
Note: It is implicitly assumed that the V~o in equation (2. 7) is a random 
number with a mean value of zero. 
According to equation (2. 7), the output of the comparator has valid digital I 
levels when the transfer function is zero. The region, within which the gain is Av, 
is also the region where the output has no valid digital information i.e. the input 
uncertainty window. Therfore from (2. 7) 
V VoH - Vo L )' 1 I u = / + v,o 
Av 
(2.8) 
which is the r,nathematical definition of the input uncertainty window. Note that 
equation (2.8) actually gives half the window value. It is assumed that the 
portion of the window with negative values is the same with with the one for 
positive values. It is like saying that the input offset voltage is 2 mV; what \Ne 
really mean is that the offset voltage can take values anywhere between -2 mV 
and +2mV. 
13 
2.1.3. Calculation of the Input Uncertainty Window 
The uncertainty window can be calculated from the comparator 
application requirements. For an AID converter, the LSB is found from the 
number of bits and the nominal full-scale range according to 
1 LSB = ~~ (2.9) 
where, N is the number of bit precision required. Table 2.2 lists the LSB size for 
certatn bit precision and nominal full-scare range. 
I 
; 
TABLE 2.2 
LSB I s ze versus I I • prec s1on an d 
• nom1na I f II I u -sea e range 
1 LSB, mV 
Bit VFS=2 V VFS=4 V VFS=S V VFS=7 V VFS=10 V 
Precision 
8 7.813 15.625 19.531 27.344 39.063 
9 3.906 7.813 9.766 13.672 19.531 
10 1.953 3.906 4.883 6.836 9.766 
1 1 0.977 1.953 2.441 3.418 4.883 
12 0.488 0.977 1.221 1.709 2.441 
13 0.244 0.488 0.610 0.854 1.221 
14 0.122 0.244 0.305 0.427 0.610 
15 0.061 0.122 0.153 0.214 0.305 
16 0.030 0.061 0.076 0.107 0.153 
17 0.015 0.030 0.038 0.053 0.076 
The total error contributed by the comparator is usually equivalent to one 
fourth or one fifth of the 1 LSB size. This error is equivalent to the total length of 
the comparator uncertainty window or twice the value as given by (2.8). Let's 
define the fraction of the LSB error contributed by the comparator as 
comparator error as a fraction of 1 LSB -
total uncertainty window width 
1 LSB size 
0 
or 
14 
1 
fe = 2£ 2Vu -
- 1 LSB 
Combining (2.9) with (2.10) 
_ .! Vfs 
Vu - 2LS8 fe = 2(N+1)+e 
/ 
(2.10) 
(2. 11) 
The quantity Ne is the bit accuracy of the comparator. Note that£ does not 
have 
to be a whole number. Equations (2.8) and (2.11) can be used for the design or 
the analysis of a comparator. When designing, the value of Vu is found from
 the 
system requirements by using (2.11); afterwards the value of A~ and Vio are 
found so that (2.8) is satisfied. 
When the comparator performance is given, one can work backwards to 
calculate the total error contributed by the comparator. As a point of refere
nce, 
the required values of A~ are plotted in Figure 2.6 as a function of Vio for a 
given level of comparator bit accuracy. A 5 V nominal full-scale range
 is 
assumed. 
I 
The value of Av is constant when the uncertainty window is much less 
than the value of Vj0 . When Vu becomes comparable with Vio then the gain 
increases rapidly to keep the width of the uncerainty window constant. Perh
aps, 
the gain exponential increase is best illustrated by re-arranging Equation (2.8) 
I 
for Av 
VoH - VoL 
VFs 1 
2Nc+1 - IV rol 
(2.12) 
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Figure 2.6. A~ vs v\0 for different compararator precision levels Ne. 
Note that the required gain is decreased by increasing full-scale range 
value. Also, the required gain is fairly reasonable even for fairly high 
comparator precision levels assuming the V~o contributors are kept low 
compared with the uncertainty window. For example, a 12-bit AID converter will 
probably require a 15-bit comparator precision. Assuming the Vio is under 100 
µV, then the required gain will be about 3,719. For a 5 V full-scale range and 
the same offset, the required gain will be 14,506; a factor of almost four 
increase. Since high gain means slow frequency response, particular care 
I 
should be taken to decrease V1o. 
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2.2 Optimization of the Time-Domain Response 
The DC block characteristics of the comparator were determined from the 
the analysis in section 2.1. Now this question arises; for a given DC precision, 
what is the optimum type and number of sub-blocks such that the time domain 
response is optimized? To be more specific one may ask; how many gain 
stages and what is the gain of each stage such that, for a given overall voltage 
gain, the input-to-output propagation delay is minimized? 
In addition to the required DC precision, an additional variable, that may 
be imposed to constrain the answer to this question, is maximum allowed power 
dissipation. Naturally, the ultimate speed that can be achieved is with no such 
constraint; however in realistic circuits power dissipation is a very important 
parameter and should not be iqnored. Most of the block optimization analysis 
reported in the literature includes no power constraint; therefore, the following 
discussion includes the derivation of the optimum number of stages with or 
without power constraints (6,7]. 
2.2.1 Simplified Linear AC Model 
Let's assume that the comparator consists of an amplifier chain with an n-
number of identical non-interacting stages as shown in Figure 2.7. The reason 
for identical stages is that it has been shown that the minimumm over-all rise 
time for a given gain is achieved by making all stages the same. This rule is not 
as important for propagation delay but it does make the analysis and design 
simpler. The amplifier stages are non-interacting when their input impedance is 
infinite and their output impedance is zero; a reasonable approximation for this 
level of analysis. 
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Figure 2. 7. Sub-block AC model of the comparator. 
Another assumption is that the each amplifier stage is linear. This is due 
to the fact that the propagation delay is usually worse for small values of input 
overdrive at which usually only the last stage is in the non-linear region. The 
total gain Av is given by the product of the individual gains; thus the required 
gain of each amplifier Ai is found from 
(2.13) 
Also, each individual gain can be written in the form of a product of a 
transconductance Gmi that is proportional to the amplifier power supply current 
Ii (1 NK is the proportionality constant), and a resistance Ri as shown below 
A G R Ii R· Vi = mi i = VK 1 (2.14) 
As a first order approximation, let's assume that the frequency response 
of each individual amplifier is determined by a single dominant pole or, in 
otherwords, a single time constant 'tDi which is proportional to the resistance Ri 
and some lumped capacitance Ci. as shown below 
tDi = Ai Ci (2.15) 
This form is justified because Ai, as shown in Equation (2.14), determines 
the amplifier gain and, therefore is usually the largest impedance on the signal 
path. Combining Equations (2.14) and (2.15) we derive the relationship 
between the time constant toi, the supply current Ii, and the stage gain to be 
18 
toi = Gmi R Ci • Avj Ci => Gmi Gmi 
1:01 = Ari Ci VK (2.16) 
Note that the total supply current Ice of the comparator is approximatelly 
' 
Ice = n Ii => Ii = !QC. n (2.17) 
Therefore, Equation (2.16), when combined with (2.13) and (2.17} can be 
written as 
'tDi = 
or 
'tOi = 
where, 
A 1/n 
V 
Ii CiVK 
1/n 
= 'tio Av 
A1/n n V 
Ice CiVK 
1/n 
= tno n Av 
CiVK 
'tio = Ii = n tno 
and 
'tno = 
CiVK 
Ice 
(2.18.a) 
(2.18.b) 
(2.18.c) 
(2.18.d) 
are proportionality constants indendent of the number of stages n. The chaise of 
which equation to use depend on whether there is ( use (2.18.b}) or there is not 
(use (2.28.a)) a power supply current constraint. 
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2.2.2 Time Response of n-Cascaded Gain Stages 
The Laplace transfer function (8] of n-cascaded identical linear gain 
stages that are characterized by a dominant pole pi=1/toi is 
n 
Avi Vn(s) 
Av(s) = '{!N(S) = (1 + S'tDi)n 
(2.19) 
Both the time and the frequency response of the sytem can be derived 
from (2.19). We consider first the time response to a unity step input. Vin(s)=1 /s. 
Then (2.19) becomes 
vn(s) _ 1 
-
Avo s (1 + stoi)n 
(2.20) 
By ta~ing the inverse Laplace transform of (2.20) the time response at the 
output of the nth amplifier due to a unity step input is found to be 
vn(t) 
-Avo - 1 
-t/toi 
- e 
r=n-1 
(tit Di, ) r 
r! 
(2.21) 
The time delay of the whole system tDn can be found by setting the 
second term of (2.21) to 0.5 and solving for the normalized time 
ton 
t[)i 
-
-
t (v~~) = 0.5) 
tDi 
(2.22) 
Unfortunately an analytical solution is not possible so a numerical 
solution is performed for systems that have up to ten identical stages. The 
solution is tabulated on Table 2.3 .. Also shown is the delay normalized to the 
number of stages. 
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TABLE 2.3 
Tl me DI Th e ay roug h G I St es n- an a, 
n ton/toi ( torltoi)/n 
1 0.693 0.693 
2 1.678 0.839 
3 2.674 0.891 
4 3.672 0.918 
5 4.670 0.934 
6 5.670 0.945 
7 6.670 0.953 
8 7.669 0.959 
9 8.669 0.963 
10 9.66-8 0.967 
Examining the results of Table 2.3 one can approximate the total 
propagation delay through n-stages as the sum of all the individual time 
constants 
ton = n toi (2.23) 
This approximation is quite good for larger number of gain stages. For 
example, the total error is 3o/o for ten gain stages and 8o/o for four. The maximum 
error is 31 °/o for one gain stage. A better approximation seems to be 
ton = (n - 0.31) toi (2.24) 
In this case the errors for ten, four, and one gain stages are 0.2o/o, 0.5o/o, 
and 0.4°/o respectively. Equation (2.24) can be used to obtain almost exact 
solutions. However, the Equation (2.23) gives a better intuitive understanding, 
J an accurate enough solution for multiple gain stages, and is mathematically 
" 
/\\ more tractable. 
\ 
' 
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2.2.3 Frequency Response of n-Cascaded Gain Stages 
The most important frequency response parameter of n-cascaded gain 
stages is the -3 dB bandwidth which can be found by substituting S=J ro in 
Equation (2.19) and finding the frequency at which the magnitude of the overall 
gain decreases by a factor of 0. 707. Therefore (2.19) can be written as 
AvOro) = --
AvOro) = --
And its magnitude is 
IAvGrolf = --
~i (1 - jW'tDi)n 
[1 + (rotoi)2]n 
[1 + {rotoi)2]n/2 
=> 
(2.25) 
(2.26) 
Therefore, the -3 dB bandwidth is found by equating the denominator of (2.26) 
to the square root of two and solving for the frequency [9, 1 O] 
! 
[1 + (rotoi)2]n/2 = V2 => 
Ol-3dB = 
-.J2 1/n - I 
to; 
(2.27) 
Figure 2.8 shows graphically the variation of the normalized bandwidth 
as a function of the number of gain stages. 
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Figure 2.8. Normalized bandwidth of an n-stage cascaded amplifier 
2.2.4 Optimum Number of Stages for Minimum Propagation Delay 
In sections 2.2.1 and 2.2.2 we have derived a model for the propagation 
delay of one gain stage and, knowing this, of an n-number of identical stages. 
We are in the position now to answer the question put earlier as to what is the 
optimum number of gain stages so that the propagation delay through the 
comparator can be minimized. For this purpose we use Equations (2.18) and 
(2.23) to derive the overall analytical expression for the propagation delay. With 
no power supply limitations the propagation delay is 
1/n 
ton = n tDi = n Av 'tio (2.28.a) 
When there is a maximum power supply specification, the propagation delay 
expression is of the form 
ton = n toi = n2 A~" tno (2.28.b) 
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Equations (2.28.a) and (2.28.b) are plotted in figures 2.9 and 2.1 O respectivefly 
as a function of the number of stages n for different values of DC gain. Note that 
in both graphs the propagation delay decreases to a minimum value and 
increases for very small or very large number of gain stages. The main differnce 
between the two graphs is that the minimum propagation delay value occurs for 
a smaller number of n when the supply current is fixed, and that minimum is 
more defined. 
The number of stages at which the minimum propagation delay occurs is 
found by differentiating (2.28) with respect to n , setting the differential equal to 
zero, and then solving fon n as a function the gain Avo. Differentiating (2.28.a) 
we find 
dton 
dn 
dton 
dn 
1/n 
n Av In (Av) 
A1/n 
= tio v - n2 => 
(2.29) 
Setting (2.29) equal to zero and solving for the optimum value of n we find 
nopt = In Av (2.30) 
The above equation is simple enough so that only the overall gain is needed to 
decide how many gain stages are required for minimum propagation delay .. 
Since the numver of stages and the overall gain is known we can also derive 
the gain of each stage to achieve minimum propagation delay. From (2.13) and 
(2.30) we solve for Ai to find 
A A 1_,nopt __ A 1_1ln(Av) i,opt = , V 'V 
ln{Ai,opt) - In Av - 1 
- In Av -
Ai,opt = e1 = 2.718 
=> 
24 
=> 
(2.31) 
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Again a pleasant suprise; the optimum gain of each stage is a fixed number 
independent of any other quantity. This is important since, in principle, one 
need not know the final gain specification to start designing each individual 
gain stage. This approach can be useful in standard cell design when the final 
application is unknown. For analysis purposes, the minimum value of the 
propagation delay can also be found to be 
ton,opt = e1tio ln(Av) (2.32) 
Therefore, the optimum propagation delay varies logarithmically with the overall 
gain of the comparator. 
As mentioned before the more practical case is that which the power 
supply current is fixed to a maximum allowable value. Following the same 
method the diffrerential of equation (2.28.b) with respect to n is found to be 
dton 
-dn 
1/n 
tno 2n A v -
2 1/n n A V In (Av) 
n2 
dton 1/n d O = tno Aj ( 2 n - I n ( A v ) ) 
=> 
Setting the differential equal to zero and solving for n we find 
In Av 
nopt = 2 
(2.33) 
(2.34) 
Equation (2.34), graphed on Figure 2.10, shows that the optimum 
number of gain stages for fixed power supply current is half the number 
required when there are no restrictions as shown by equation (2.30). Similarly 
the optimum gain for this case is 
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A 
-
- A 1_,nopt __ A ~ln(Av) 
i,opt , V , V 
2 In Av 
ln(Ai,opt) = In AV = 2 
Ai.opt = e2 = 7.389 
=> 
=> 
(2.35) 
which equals to the square of the previous case (equation (2.31 )). Also, the 
minimum value of the propagation delay is found to be 
e2 
ton.opt = 2 tio ln(A v) 
(2.36) 
The formulas developed in this chapter so far are adequate for the block 
level design of the comparator based on the system application requirements. 
These formulas were derived based on a simple model of the comparator. Next, 
some refinements of the model are made to help increase the accuracy of the 
block level design. 
The first assumption made was that the the propagation delay of a single 
stage is proportional to a time constant that decreases with power dissipation 
and increases with gain (equation (2.16). In reality, there are two more time 
constants that should be considered [11). One, to, is a constant and is only a 
function of the particular technology used. An example of such a time constant 
is the base transit time of a transistor that depends only on the width of the base 
and the minority carrier diffusivity. 
The other time constant increases linearly with supply current and, if 
there is a limit on the power supply current, is inversely proportional to the 
number of gain stages comprising the comparator. This type of time constant is 
usually associated with the time needed to build up the minority carrier charge 
in the base of a transistor. The sum of all three time constants is the propagation 
delay through a single gain stage. For identical gain stages, the propagation 
delay through the whole comparator is 
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ton 
~ 1/n 
= n ( to + n + n A; tno ) (2.37) 
Again we assumed that the propagation delay of the cascaded stages is 
equivalent to the propagation delay of each stage multiplied by the number of 
stages. Differentiating with respect to the number of stages 
dton 1/n dn = to+ tno Aj (2n - In (Av)) (2.38) 
It is interesting to note that the time constant that increases with supply 
current does not play a part in determining the optimum number of stages. 
Sating (2.38) to zero and solving for the optimum number of gain stages we find 
In Ay to 
nopt = 2 - 2 A1/nopt 
tno v 
=> 
nopt = 
'to (2.39) 
Unfortunately, this equation can only be solved numerically, assuming to 
and tno are known. That necessitates knowledge of the technology and the 
particular design used. However, examining (2.39), some useful conclusions 
can be drawn. The first term is exactly the one derived when a single time 
constant was assumed. Thus, the second term is a correction factor to the 
simple case. It shows that the number of gain stages is less than one would 
expect if the independent time constant is appreciable. Also, it becomes 
important when the number of stages is large. 
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CHAPTER 3 
Process Description 
3.1. Introduction 
The major advantage of the Complementary Bipolar Integrated Circuit 
(CBIC) process over a conventional all-npn process is that the one can design 
circuits that perform voltage level shifting and high output load drive capability 
and still maintain high frequency operation, large input and output voltage 
swing, and low power supply voltages. Another advantage is the reduced 
amount of time and experience needed to achieve a given level of electrical 
performance performance The only disadvantage is that the wafer fabrication 
ost is higher because more masks and diffusion steps are required. 
Recently, several manufacturers have recognized these advantages and 
responded by CBIC processes based on either junction-isolation or dielectric 
isolation technologies. As a result, the speed of linear circuits such as op amps 
has increased by about an order of magnitude to 300 MHz unity-gain stable 
bandwidth. 
These processes have been made available for semi-custom IC designs 
by the introduction of linear arrays. The main advantage of designing analog 
circuits in linear arrays is reduced fabrication cost and time. The device sizes 
and location are fixed so that the designer can only decide the connectivity 
between devices and the top plate area of MOS capacitors. Sometimes, the 
designer can also determine the layout of metal thin film resistors (if available). 
The disadvantages include increased layout parasitics, non-ideally matched 
components, and large die size. 
The AT&T-ALA210 linear array (12,13] has been used for the design of 
this comparator. The array is fabricate using a process called CBIC-U that 
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features complementary vertical NPN and PNP transistors with 4 GHz and 2.5 
GHz tr respectively. Also included are metal-programmable MOS capacitors, 
diffused resistors, and electrostatic discharge protection (ESD) diodes, 16 
bonding pads, and three areas for optional laser-trimmable Ta2N thin film ,; 
resistors. The array has 7 4 transistors on a 2.1 mm x 1.4 mm chip. 
3.2. CBIC-U Process/Device Description 
The transistors in the CBIC-U process, as shown by their cross-sections 
in Figure 3.1, are isolated from each other by using reverse biased junctions. 
Both the NPN and the PNP are true vertical devices. An n-type epitaxial layer is 
grown on top of the p-type substrate after the buried layers for the NPN (n-type) 
and PNP (p-type) are implanted. The low resistivity buried -layers are used to 
reduce the collector parasitic resistance. 
The n-type epitaxial (n-epi) layer forms the collector region of the NPN 
with a p-type diffusion ring isolating the devices. The collector of the PNP is 
formed by a deep p-type ion implantation in the epitaxial layer. Since the n-epi 
acts as the substrate for the PNP transistors, it should be connected to the most 
positive potential of the circuit to ensure device isolation. For the same reason 
the p-substrate should be connected to the most negative potential. Note that 
the p-substrate is common to the whole chip while the n-epi "wells" are 
independent from each other. The n-epi in CBIC-U is therefore analogous to the 
n-well of a CMOS process. 
The critical step in the process is the formation of the NPN and PNP 
emitters. The emitter length for both transistors is 1.5 µm so that the base width 
can be made narrow while keeping low parasitic base resistance. 
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3.2.1 Transistor Electrical Characteristics 
The smallest device available in the CBIC-U technology has a single 
emitter stripe with a length of 5 µm. However the smallest NPN and PNP 
devices available in the AT&T-ALA210 linear array have two emitter stripes with 
a length of 15 µm each. The name of the NPN follows the AT&T nomenclature, 
and is called NU231 A01, while the PNP is called PU231 A01. The explanation 
for the AT&T nomenclature follows: 
N => transistor type (N for NPN's, P for PNP's) 
U => technology (U for CBIC-U) 
2 => number of emitter stripes per device 
3 => length of each emitter stripe divided by 5 µm 
1 => number of collector contacts 
A => version (A) 
o => layout style (0 for standard device) 
1 => number of devices within same isolation 
EXAMPLES: 
PU432A01 - A PNP transistor in the CBIC-U technology with four 
emitter stripes each 15 µm in length and two 
collector ·contacts. The layout is one PU432A 
device in a single isolation. 
NU663A02 - An NPN transistor in the CBIC-U technology with 
twelve emitter stripes each 30 µm in length and six 
collector contacts. The layout architecture is two 
NU663A devices side-by-side in a single isolation. 
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Tables 3.1 lists the electrical characteristics for the NU231 A01 and the 
PU231A01 transistors. 
TABLE 3.1 
Typical CBIC-U Transistor Electrical Characteristics (T A=25 °C) 
Parameter Condition NU231A01 PU231 A01 Units . 
tr le=1 mA, VcE=3V 3.5 2.7 GHz 
hFE le=1mA, VcE=2V 125 35 -
VA IE=1 mA,VcE=2, 4V 40 14 V 
Vcecsatl lc=1 mA, ls=0.1 mA 0.13 0.13 V 
Vee IE=1 mA, Vce=2V 0.785 0.795 V 
BVcEX, typ/min lc=1 OOµA, le=0.1 µA 18/12 18/11 V 
BVcso, typ/min lc=1µA 40/20 24/15 V 
BVcso, typ/min lc=1µA 72/50 40/20 V 
BVEBO, typ/min le=1 OµA 5.3/4.7 5.4/5.0 V 
BVees, typ/min lc=1µA 4.7/2.0 2.8/0.5 V 
leao, typ/max lc=O, VsE=2V 0.02/1 0.01/1 µA 
ICES VcE=5V 1 nA 
lceo Vce=10V, le=O 1 nA 
rsx+ra, - 20+70 26+46 n 
rcx+rc, - 31+170 38+110 n 
tF Vcs=O 25 23 ps 
CJEo Vse=O 120 120 fF 
CJco Vcs=O 166 317 fF 
CJCSo Vcs=O 368 769 fF 
The physical mechanisms contributing to the breakdown voltage of the 
NPN is different from that of the PNP. The NPN collector-to-emitter breakdown is 
attributed to the avalanche breakdown of the collector-to-base junction 
(BVcso). If the impedance of the circuit connected to the base is high, \the 
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transistor breaks down in the BVcex mode due to beta multiplication of the 
avalanche generated carriers, and it can be as low as 12 V. If the impedance at 
the base is low, then the transistor breaks down in the BVcso mode which is 
much higher (20.8 V minimum). 
The breakdown mechanism of the PNP is attributed to base 
punchthrough. In the BVcEx mode, the base width is depleted and the collector 
is effectively shorted to the emitter. If the circuit at the emitter is high impedance 
the breakdown is increased by the additional voltage required to zener the 
emitter-to-base diode (about 5 V). These mechanisms are illustrated by the fact 
that the difference between BVcao and BVcEx is typically 22 V for the NPN and 
only 6 V for the PNP; a big difference considering the NPN has about four times 
higher hFE than the PNP. 
Shown in Figures 3.2 and 3.3 are the lc-VcE transistor characteristics. 
The non-linearity of the Early Voltage is more apparent for the PNP than the 
NPN. The transistor Gummel plots are shown in Figures 3.4 and 3.5. Figures 3.6 
and 3.7 show the unity-gain frequency (fr) variation as a function of the collector 
current. The interesting fact is that not only the PNP fr peaks at about the same 
current as the NPN but also its rolloff at higher currents is actually less steep. 
PSPICE transistor models are supplied by AT&T for its linear array 
customers. There are three sets of models; one is for the typical device 
performance case and the other two are for the most pessimistic and most 
optimistic cases. The typical case PSPICE models for all the transistor types that 
are available in the AT& T-ALA21 O linear array are listed in Appendix A3.1. The 
PSPICE models are similar to the conventional three-terminal SPICE models 
with a diode modeling the fourth terminal (substrate) node. 
r 
However, since CBIC-U uses junction isolation, there is an isolation 
junction associated with each transistor, and its parasitic effect must be included 
in the transistor model. This junction is actually the collector-base junction of the 
parasitic transistor. Its emitter-base junction is the collector-base junction of the 
desired transistor. When the collector-base junction of the desired tranSlstor is 
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forward biased, current is shunted from the base of the transistor to the 
isolation region via transistor action of the parasitic transistor. Therefore a true 
four-terminal model is needed for a transistor that operates in the quasi-
saturation and saturation region. 
AT&rs internal ADVICE simulator uses an Extended Gummel-Poon 
bipolar transistor model which includes terms to model collector resistance 
modulation in quasi-saturation operation and the parasitic transistor to isolation. 
For more accuracy, ADVICE has been used to simulate the comparator cir..:.uit.. 
However, the simulation results should be very similar with the ones that would 
have been obtained if PSPICE was used. This is because the comparator 
devices do not operate in the saturation region. 
3.2.2 Resistors 
There are three standard resistor types available in the CBIC-U process: 
two diffused and one thin film.The diffused resistors are formed by separate 
boron implants in the n-epi. AUL and RUH , as they are called by AT&T, have 
sheet resistances of 50 Q/sq and 1080 Q/sq respectively. 
The thin film resistors are made of sputtered Ta2N stabilized to 300 0/sq 
sheet resistance. The thin film resistors, called STIC (the acronym for Silicon 
Tantalum Integrated Circuit) are deposited on top of the dielectric that covers 
the bottom level metal. Then, the top level metal is deposited and forms the 
ohmic connection to the STIC resistors. The STIC can be selectively trimmed by 
a laser beam and therefore its resistance value can be adjusted to a very high 
accuracy. We used this feature to design the resistors of the comparator so that 
the input offset voltage can be accurately nulled. Listed below on Table 3.2 are 
the characteristics of the three resistor types. 
I 
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TABLE 3.2 
Resistor Characteristics 'TA= 25 °C:1 
Parameter AUL RUH STIC Units 
Sheet Resistance 50 1080 300 Wsq 
Tolerance ±20 ±20 +30,-20 o/o 
Mismatch ±1 ±1 - O/o 
TCR 1380 1770 -200 ppm/°C 
3.2.3 Capacitors 
There are two types of capacitors available in the CBIC-U process. One, 
called MNOS (for Metal-Nitride-Oxide-Silicon), is formed by growing two thin 
films of Si02 and Si3N4 on top of low sheet resistivity silicon. The top plate is 
made of the bottom layer metal Thus the value of the capacitor can be 
programmed by changing the area of the metal. 
For very small capacitor values a Metal-on-Metal (MOM) capacitor can be 
used. This is formed by the top and bottom layer metal. Table 3.3 lists the 
characteristics of the two types of capacitors. The mismatch refers to the ratio 
error between two capacitors of the same type as a function of the center-to-
center distance. The leakage parameters apply to MNOS capacitors of less than 
30 pF and MOM capacitors of less than 4 pF. 
TABLE 3.3 
Capacitor Characteristics 1'T A = 25 °c·1 
Parameter MNOS MOM Units 
Capacitance Density 3.413E-4 4.413E-5 pF/1'µm2:, 
Area/pF 2930 22660 I µm2:,1pF 
Absolute Tolerance ±15 ±35 o/o 
Mismatch ±1E-4 ±3E-4 o/o/µm 
Minimum Value 0.75 0.005 pF 
Max. Leakage at 1 O V 500 500 pA 
Breakdown Voltaae 35 - V 
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3.2.4 Metallzatlon 
A sandwitch of Au-Ti-Pt forms the first and second level metal with vias 
connecting the two levels. Both levels have 0.04 illsq sheet resistance and can 
carry 2 mA/µm reliably. An otional thick Au metal may be plated on the top level 
metal that reduces its sheet resistance to 0.004 illsq and increases its current 
handling capability to 14 mA, .. ~m. Also, there are Ti-Pt links that are used as 
fusible links for trimming. Table 3.4 list the metalization characteristics. The 
metal parasitics per unit length are based on 5 µm and 1 O µm wide bottom and 
top level metal respectively. 
TABLE 3.4 
Metalization Characteristics 1'TA = 25 °Ct 
Parameter Bottom Metal Top Metal Units 
Sheet Resistance 0.04 0.04 0./sq 
Min. Width 5 10 µm 
Min. Spacing 5 10 µm 
Thickness 0.4 0.4 µm 
Max. Curr. Density 2 2 mA/µm 
Max. Resistance 8 4 ntmm 
Inductance 1.28 1.15 nH/mm 
Capacitance to Si 0.17 0.21 pF/mm 
Parallel Path Capac. 0.02 0.03 pF/mm 
. I. 
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CHAPTER 4 
Circuit Design 
4.1. Introduction 
As discussed in Chapter 2, the system in which the comparator is used 
determines the block level characteristics of the comparator. In this chapter we 
investigate circuits that meet these block level requirements. 
The circuit is partitioned into four stages. The input stage primarily 
determines the DC precision characteristics of the comparator. The second 
stage performs the voltage level shift and determines the minimum power 
supply voltage that can be used. It is this stage that utilizes the vertical PNP 
transistors to perform the voltage level shift while maintaining high frequency 
operation. 
The third stage simply provides more voltage gain.The output not only 
drives the load but also determines the digital output level compatibility with 
1 OOK ECL logic. A bandgap reference generates the currents needed to bias 
the circuit and minimizes the variations of the comparator gain and output logic 
levels as a function of perturbation in operating ambient temperature and power 
supply voltage. 
After the design of the cicuit is completed, the layout and package 
parasitics effects on the comparator performance are investigated. This is 
important since the high frequency operation can be greatly reduced by 
parasitics. Finally, the predicted performance of the comparator, based on 
simulation results, is presented. 
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4.2. Input Stage 
As pointed out previously, the design of the first stage determines the 
precision performance that can be attained by the comparator. The reason for 
this is that the errors, such as offset voltage, induced by the first stage are 
multiplied by the total comparator gain and show up as a large error at the 
output. However , the errors induced by the later stages are multiplied by a 
smaller gain and, therefore are not as important as the first stage. An alternative 
way of saying the same statement is that the errors of the first stage add directly 
to the input-referred comparator error while the error contribution of the later 
stages is divided by the gain preceding each stage. 
High precision and high speed operation of a given circuit are mutually 
exclusive. Therefore, in trying to optimize the precision of the input stage, the 
speed performance of the comparator can be severely degraded. To optimize 
both high precision and high speed operation, the limitations of the commonly 
used emitter-coupled pair differential amplifiers are investigated and an 
improved design is proposed. The same basic topology is used for the first three 
gain stages. The biasing requirements are then calculated with the purpose of 
maintaining constant gain as a function of temperature. The input offset voltage 
is calculated with the purpose of designing a circuit and an algorithm to laser 
trim it. The rest of the input stage precision parameters are subsequently '. 
calculated. 
4.2.1 Conventional Diferential Amplifier 
The emitter-coupled pair differential amplifier, shown in Figure 4.1, is the 
most often used circuit in high speed comparators. It is useful as an input stage 
because it has low offset voltage and high frequency response. 
There are many variations of the basic topology (14]. For example: a 
common-base (cascade) stage is often connected on top of the input transistors 
to help reduce the Miller multiplication of the collector-to-base junction 
42 
RC1 RC1 
VoUT- VoUT+ 
IN+ IN· 
81 
Vee 
Figure 4.1. Emitter-coupled pair differential amplifier 
capacitance. Often, emiter followers are used to drive the input so that high 
input impedance and low input bias current can be achieved. 
The fundamental performance limitations of the basic differential 
amplifier can be investigated by calculating the propagation delay based on the 
simplified AC model [15] shown in Figure 4.2. This model is a single-ended 
approximation of the differential amplifier that includes the parasitic metal 
capacitance and the collector-base junction capacitance of the emitter follower 
02 lumped into a single capacitor CC1. Using the Miller approximation, the 
propagation delay can be found to be 
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Figure 4.2. Simplified AC model of the differential amplifier 
where: 
=> 
=> 
=> 
=> 
=> 
(4.1) 
base resistance (including source impedance) 
base-emitter junction and diffusion capacitance 
transconductance of the input transistor Q1 
collector-base junction capacitance 
total collector capacitance 
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Noting that 
C1t = Cje + 9m tF 
and 
where: 
Cje => 
tF => 
Ccs1 => 
CM1 => 
I 
base-emitter junction capacitance 
base transit time 
collector-substrate capacitance 
metal parasitic capacitance 
we can rewrite (4.1) as follows 
(4.2) 
(4.3) 
Cc1 
tsw = lb1 (Cje1 + Cµ1) + 9m1 tF rb1 + Av. (lb1 Cµ1 + Qm1) (4.4) 
where, Avi is the DC gain of the amplifier given approximatelly by 
AVi = Qm1 Rc1 (4.5) 
The performance limitations of the simple differential amplifier can be 
illustrated by examining Equation (4.4) closely. The first right-half term depends 
only on the device process parameters and, to a first order, does not scale with 
device size. The value of the second term is proportional to the transistor bias
 
current since 
lc1 
9m1 = Vr 
(4.6) 
where Vr is the thermal voltage constant (about 26 mV at room temperature). 
The third time constant is due to the time required to charge the collector 
parasitic capacitances. The significant result is that this term increases in 
proportion to the required DC voltage gain and decreases with increased bias 
current. Also, note that the comparator input bias current is equivalent to the
 
transistor base current. This is important because if an attempt is made to
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increase the DC gain and reduce the input bias current then the third term, 
which is usually the dominant, will increase; thus limiting the amplifier speed. 
The best performance that can be achieved by this stage can be found by 
noting that the second term increases and the third term decreases with bias 
currentt. Therefore, there is an optimum bias point for which the propagation 
delay is maximized. Differentiating (4.4) with respect to gm1, we find the its 
optimum value to be 
Qm1 = (4.7) 
and the minimum value of the propagation delay to be 
tBW,min = rb1 (Cje1 + Cµ1) + AVi 'b1 Cµ1 + 2 °VAvi Cc1 tf rb1 (4.8) 
Note that even the optimum gain can be found from the system requirements. 
This was found in Chapter 2 (Equation (2.35)) to be 7.389. Thus, Equation (4.4) 
has been reduced to a sum of time constants that depend on process 
parameters only. To get an empirical feeling for the magnitude of the time 
constants involved we assume the following process parameter values: 
rb1 = 11 s n 
Ccs1 = 170 fF 
Cje1 = 540 fF 
CM1 = 300 fF 
then the minimum pref pagation delay is 
'tBW,min = (74 + 85 + 239) ps -- 398 ps 
Cµ1 = 100 fF 
'tF1 = 25 ps 
(4.9) 
It is obvious that the bigest term is the one associated with the parasitic collector 
capacitance which makes up 60 % of the total value of the propagation delay. It 
is the purpose of the proposed circuit described in the next section to reduce 
this time constant. 
The optimum transistor bias current can be found from (4.6) and (4.7) to 
be 
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\ 
le.opt = 1.1 mA 
which is about a factor of two higher than what is required to keep the 
comparator input bias current low. Reducing this bias current will result in an 
increase of the propagation delay. It is, therefore, important that the modified 
circuit achieve the minimum propagation delay with a low bias current of the 
input transistors. 
4.2.2 Differential Amplifier with Active Load 
The simplified schematic diagram of the modified differential amplifier is 
shown in Figure 4.3 [15, 16]. The simple resistive load is replaced by a feedback 
circuit that forces the impedance at the node connected to the collectors of the 
input stage devices to be low. Threfore, the parasitic capacitance CC1 has less 
of an effect on the amplifier speed. For this reason versions of this basic circuit 
have been used in a variety of high· speed circuits, such as frequency dividers. 
The object of this investigation is to see the applicability of this cicuit technique 
for the design of fast high precision comparators. 
As in the previous section, the performance of this circuit can be 
demonstrated by analysing its simplified single-sided AC model shown in 
Figure 4.4. Again using the Miller approximation, the propagation delay is found 
to be 
Rc1 Cc1 
+ 1 + Qm2 Rc2 
(4.10) 
The terms are the same as the previous section with the addition of 
( 4.11) 
and 
(4.12) 
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Figure 4.3. Differential amplifier with active load 
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Figure 4.4. Simplified AC model of the modified diffe
rential amplifier 
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It is important to recognize that the open-loop gain of the feedback amplifier is 
approximatelly given by 
( 4.13) 
Combining equations (4.2), (4.5), (4.10), (4.11 ), (4.13) and assuming that Av2 is 
much larger than unity we find 
("' Cje2) Qm2 tF rb2 Cc2 + rb2 vµ2 + A + A + g V2 V2 m2 
( 4.14) 
Note that the first three terms are the same as the ones in Equation (4.4) 
with the exception of the third term which is divided by the gain of the feedback 
amplifier. Since this used to be the dominant time constant, it can be decreased 
by simply increasing the gain Av2. There are three more time constants 
introduced but those are lelatively small. As in the previous section, the 
optimum bias of the input transistors is 
9m1,opt = 
Avi Cc1 
Av2 tF rb 1 
( 4.15) 
This is a very important result since it indicates that the required current 
and therefore the comparator input bias current decreases with the square root 
of the feedback amplifier gain. Thus, in designing the circuit, one can compute 
the required feedback amplifier gain from the input bias current requirements by 
simly solving Equation ( 4.15) for Av2. Similarly, the optimum bias current of the 
feedback amplifier transistors is 
Qm2,opt = (4.16) 
with Av2 defined by (4.15). Therefore, from (4.15) 
Avi Cc1 Av2 = (4.17) 
g2 r m1 opt b1 tF 
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Figure 4.5. Modified differential amplifier propagation delay 
we find 
9m2,opt = 
tF 9m1 opt 
(4.18) 
Then, combining the last equation with (4.14), the optimum propagation delay is 
tBW,min = rb1 (Cje1 + Cµ1) + lb2 Cµ2 
c Cje2 rb2 
[ / µ
1 + Avi rb1) 2 
+ Qm1 ,opt 1F rb1 2 + 9m1 ,opt rb1 \ cc1 + __ 
'1Avi 
rb2 Cc2] (4.19) 
rb1 Cc 1 
It is interesting to find what is the numerical result of (4.19) based on the 
process parameters given in the previous section. Also, assume that 
rb2 = 90 n 
Ccs2 = 110 fF 
Cje2 = 540 fF 
CM2 = 300 fF 
Cµ2 = 100 fF 
The minimum propagation delay is plotted in Figure 4.5 as a function of the 
· current biasing the input transistors (B1 ). It is evident that the propagation delay 
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is lower that the one for the simple differential pair with very low input bias 
currents. For example, 0.5 mA of collector current the propagation delay is 
reduced to 255 ps; a 36 °/o improvement. 
Based on the results of the above investigation, it is evident that the 
modified differential pair with active feedback, if used, results in the reduction of 
the propagation delay and, at the same time, in the reduction of the input bias 
current. 
The complete input stage schematic is shown in Figure 4.6. Transistors 
B9, B10, and B11 serve as curreent sources and are biased by a bandgap 
reference to be described later. The emitter follower buffer the output from the 
input of the next stage. The capacitors C1 and C2 are necessary to reduce the 
gain peaking caused by parasitic metal capacitances connected to the collector 
of the input transistors B 1 and B2. 
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B10 
R12 
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Note: All transistor sizes are 1X (NU231A01) 
unless labeled otherwise 
89 
R13 
120 
Figure 4.6. First (input) gain stage 
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4.2.3 Gain Temperature Coeffl.clent 
I 
' I 
Since the comparator is to operate over a wide temperature range, it is 
important to minimize the temperature coefficient of the voltage gain. The 
approximate value of the DC gain is given by Equatiion (4.5) and is repeated 
here (see Figure 4.6) 
Avi = Qm1 R1 
expanding Qm1 
A . _ tc1 R1 _ 1c1 R1 v, - Vr - KT/q 
The temperature coefficient of the gain is found to be 
TC(A ) _ 1 dAyi _ 1 dlc1 _ _! 
Vi - Av; dT - le 1 dT T 
(4.20) 
(4.21) 
(4.22) 
where it has been assumed that the temperature coefficient of the resistor R1 is 
zero. This is a good assumption since its finite TCR is cancelled by the TCR of 
the resistor located in the bandgap reference that generates the bias currents 
(assuming it is a resistor of the same type, which it is). For zero gain 
temperature coefficient, the required bias current TC is found from (4.22) to be 
1 dlc1 1 
lc1 dT = T , for TC(AVi) = 0 
(4.23) 
which is nominally about 3,000 ppm/°C. It is the objective of the bandgap 
reference design to generate a bias current with such a temperature coefficient. 
4.2.4 Input Offset Voltage Trim 
The input offset voltage depends on mismatch between devices in the 
input stage. The offset voltage is calculated so that by predicting its worst case 
value, a resistor circuitry can be devised to null it. This is done by a laser cutting 
off parts of the thin film resistor. 
(J 
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Assuming the the various component mismatches are statistically 
independent , then the total offset is the root-mean-square sum of all these 
mismatches. Using variational analysis, the total offset is found to be 
v2,o _ (-v ~)2 (VT ~I 4)2 (v AR1,2)2 
- Tls1,2 + Avi S3,4 + T R1,2 
+ ( Vr IQ11 A~3.4)2 + (-'±I.. ~R3.4)2 
~3,4 lc10 ~3,4 Avi R3,4 
(4.24) 
The first two terms are due to the saturation current density mismatch between 
the transistors at the comparator input (81, 82) and that of the feedback 
amplifier input (83, 84). The third and fourth terms are due to the load resistor 
mismatches of the two amplifiers. The last term is due to the current gain 
mismatch of the feedback amplifier input transistors. 
Note that the contribution of the feedback amplifier mismatches is divided 
by the overall gain of the first stage, and is therefore negligible. The numerical 
value of the total offset can be calculated based on the following assumptions: 
the worst-case saturation current density mismatch between transistors is ±8 °/o, 
between resistors is ±1 °/o, and between transistor current gains is ±5 o/o. Then 
the total input offset voltage is 
V10,max = '1 4.33 + 0.08 + 0.07 + 0.00 + 0.01 mV 
V10,max = 2.12 mV (untrimmed) (4.25) 
It is evident that the dominant term is the first one, which is 98 % of the total 
value. Therefore the addition of the feedback amplifier did not degrade the input 
offset voltage. 
The temperature coefficient of the input offset voltage can be computed 
by taking the derivative of the first term of (4.24) with respect to temperature. 
dV10 - YIQ - 7 1 V'°C dT - T - · µ, (4.26) 
which can be reduced by simply trimming the offset voltage. 
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The design of the trim circuit takes advantage of the offset voltage 
variability with the mismatch between gain setting resistors R1, R2 and between 
R3, R4 described by Equation (4.24). The design of these resistors is shown in 
Figure 4.7. Resistors R1, R2 are for the gross trim and R3, R4 for the fine trim. 
Each resistor link is intended to be cut open by the laser beam so that there will 
be no thin film annealing effects after packaging. Only links C and D are 
designed to be cut Each resistor can acquire the following values (in Ohms): 
TABLE 4.1 
Possible Trim Resistor Values 
Link Cut Difference from R1,R2 R3,R4 
Nominal Value 
None 0 500 360 
D 10 510 370 
C 24.69 524.69 384.69 
C,D 40 540 400 
The offset change due to the resistors trim is given by 
(4.27) 
Assuming the gain of the first stage is 7.389 and Vr is 26 mV, then the offset 
change due to R1 , R2 and R3, R4 trim can take the following values 
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1320 
R1C 
600 
R3C 
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R1 
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R3 
0 
R1A 
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R1B 
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150 
R2 
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R4 
0 
Figure 4.7. Trim resistors 
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R2C 
600 
R4C 
600 
R2D 
1320 
R4D 
1320 
TABLE 4.2 
Off t V It se o age Ch ange D t R1 R2 TI ue o 
' 
rm 
Link Cut R1 (Q) R2 (fl) AR1 2/R1 2 AV10 (mV) , , 
i'o/o't 
R2D,R2C 500 540 -7.69 -2.00 
R1D,R2D,R2C 510 540 -5.71 -1.49 
R2C 500 524.69 -4.82 -1.25 
R1D,R2C 510 524.69 -2.84 -0.74 
R2D 500 510 -1.98 -0.51 
R1D 510 500 +1.98 +0.51 
R1C,R2D 524.69 510 +2.84 +0.74 
A1C 524.69 500 +4.82 +1.25 
R1D,R1C,R2D 540 510 +5.71 +1.49 
R1D,R1C 540 500 +7.69 +2.00 
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TABLE 4.3 
se o at ~e Off t V It Ch anc 18 ue 0 
' 
rm D t R3 R4 T I 
Link Cut R3 (Q) R4 (!l) ~R3 4/R3 4 ' ' ~V10 
(mV) 
1' OA, 1~ 
R4D,R4C 360 400 -1.42 -0.37 
R3D,R4D,R4C 370 400 -1.05 -0.27
 
R4C 360 384.69 -0.90 -0.23 
R30,R4C 370 384.69 -0.53 -0.14 
R4D 360 370 -0.37 -0.10 
R3D 370 360 +1.98 +0.10 
R3C,R4D 384.69 370 +2.84 +0.14 
R3C 384.69 360 +4.82 +0.23 
R3D,R3C,R4D 400 370 +5.71 +0.27 
R30,R3C 400 360 +7.69 +0.37 
From the results of the above tables, we conclude that the offset can be 
trimmed to a resolution of about ±50 µV and a range of ±2.37 mV. 
4.2.5 le, los Calculation 
The comparator input bias current is equivalent to the base current of the 
input satge transistors 81, 82. It is given by 
I _ lc1.2 _ O.SmA _ 4 µ
A 
B - A - 125 -p1 ,2 
(4.28) 
The offset current is equivalent to the difference between the base 
currents of B1 and 82. It is caused by the p mismatches of these two devices. 
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IN+ 
+ 
vz 
-
Vee 
81 
DZ1 
+ OUT -
I 
\ 
\ 
\_ 
DZ1 
Vee 
+ 
V1. 
-
Figure 4.8. Zener diode level shift circuit 
Thus, 
los = ~ ~~1•2 = 4µA5°/o = 200 nA J31,2 P1,2 
IN· 
(4.29) 
Since both the input offset voltage and input offset current depend 
primarily on the mismatch between the input devices 81 and B2, particular care 
should be taken to locate these devices at the proper place during the chip 
layout. 
4.3. Level Shift Stage 
The second stage performs the voltage level shift. This is important as to 
allow the output to be a negative voltage (required by ECL compatibility), while 
the common-mode input can swing positive or negative. 
In conventional all-NPN technologies, the most feasible way of level 
shifting is with a Zener diode as shown in Figure 4.8. The diodes are driven by 
the first stage with emitter follower (B 1 ). The current sources lo force the diodes 
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., 
into the low impedance breakdown mode.If ±5 V supplies are used, then the 
common-mode output voltage is negative. since the breakdown of the Zener 
diodes is usually about 5.5 V. 
There are several problems with Zener level shifting, including long term 
drift, large mismatch, and noise. These problems can cause input-reflected DC 
errors and ecsessive noise but with careful design they can be neutralized. The 
difficult problem to get around is that the total power supply voltage has to be 
greater than the Zener breakdown voltage. This requirement hinders the 
flexibility in selecting power supply voltages; a disadvantage for a general 
building-block device. 
These problems are overcome by using the vertical PNP transistors 
available in the complementary bipolar process CBIC-U as shown in Figure 4.9. 
It is basically identical to the first stage except the NPN has been replaced by 
PNPs. The bias currents are higher to account for the higher parasitic 
capacitances of the PNPs. 
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IN· 
R113 
50 
8109 
2X 
J 3.0 mA 
to R109/R110 
8102 
R112 
100 
8110 
2X 
R111 
50 
8111 
2X 
3.0 mA J 
to 8103/9104 
J 1.5 mA 
B101 
to collector of B 111 
to collector of 89 
R110 
1K 
Your. 
J 1.5 mA 
R106 
2K 
0.75 mA ' 
R10 
250 
C102 
0.5 p 
R104 
400 
Note: All transistor sizes are 1X (PU231A01) 
unless labeled otherwise 
8104 
j 3.0 mA 
C101 
0.5 p 
R10.3 
400 
R115 
6K 
8113 
R101 
250 
8105 
IN+ 
R114 
300 
B112 
1X/2 
J 0.5 mA 
VBIAS 
R116 
700 
to collector of 89 
1.5 mA J 
R109 
1K 
Your+ 
R105 
2K 
B107 
Figure 4.9. Second (level shift) gain stage 
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4.4. Third Stage Amplifier 
The schematic diagram of the third stage is shown in Figure 4.10. Its 
topology is the same as the first stage amplifier. The bias currents are larger to 
maintain high speed with the larger gain needed by the overall comparator 
requirements. 
The bias resistors R213, R214 of the output emitter followers are 
connected to VEE for the lack of more NPN transistors in the linear array. The 
purpose of resistor R209 is to lower the output common-mode voltage so that 
the input transistors of the next stage will not enter the saturation region. 
Capacitor C300 lowers the impedance of the node that R209 is connected to. 
This stage is connected to the ground through it own bonding pad GND2, 
separate from the ECL output emitter followers. 
4.5. F100K ECL-Compatible Output Stage 
The complete schematic diagram of the output stage is shown in Figure 
4.11. The amplifier topology is standard for an F1 OOK EC.L-compatible output 
buffer. It consists of a simple differential stage (8301, 8302) amplifier and open-
emitter buffers driving the external 50 n loads. The other terminal of the load 
resistor is supposed to be connected to a -2 V power supply. 
What is different about this logic family are the two diodes (8305, 8306) 
and resistors (R303, R304) connected across the gain setting resistors (R301, 
R302). Their function is to control the output voltage levels accuratelly over the 
whole temperature range. During the switching period both diodes turn off, so 
that the stage gain is still high. The specified output voltage levels of this ECL 
logic family are shown below. 
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V OUT+ 
R209 
1K 
R205 
2K 
' 2.5 mA 
IN+ 
VBIAS 
R201 
400 
0.75 mA i 
Vee 
C300I 
8.3 pf 
9 GND2 
R209 
100 
R204 
400 
C201 C202 
0.5 pf 
9201 
1X 
3.0 mA ~ 
to collector of 8211 
1.5 mA ~ 
8202 
1X 
to 8203/8204 
3.0 mA J 
8211 
R211 
100 
B210 
R212 
200 
B206 
R202 
400 
~ 0.75 mA 
---------~ i-------1 3 VEE 
Note: All transistor sizes are 2X (NU431A01) 
unless labeled otherwise 
Figure 4.10. Third gain stage 
64 
R206 
2K 
2.5 mA ~ 
IN· 
8208 
V OUT-
R210 
1K 
-8 
-Q OUT 
IN+ 
GND1 -
111-----
R302 
240 
2.1 mA ! 
R304 
240 
1X 
8301 
VBIAS 
4.2 mA ! 
8310 
R312 
66.7 
R303 
240 
8305 
1X 
8302 
R301 
240 
l 2.1 mA 
-------------[!] Vee 
Note: All transistor sizes are 2X (NU431 A01) 
unless labeled otherwise 
IN· 
Figure 4.11. Fourth (ECL output) gain stage 
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8303 
6 
Q OUT 
TABLE 4.4 
Lo Min T Max Units 
-1025 -952 -880 mV 
-1810 -1715 -1620 mV 
595 763 930 mV 
In order to calculate the output voltage logic levels we assume that the 
voltage drop across the diodes and the base-emitter voltage of the transistors 
are equal while in the forward active region (VsEon = 0.785 V), and 
R301 = R302 = R1 
R303 = R304 = R2 
lc310 = lo 
Then, the low logic level is found to be 
VoL - -
and the high logic level 
VoH - -
VsEon (3 + =~) + 10 R1 ( 1 + RR~) 
R2 
2 + R1 
VsEon ( 1 + ~~) + lo R 1 
R2 
2 + R1 
while the difference between the levels is given by 
- \-
Vo H - VoL - -
lo R2 
VaEon + 2 
1 R2 
2 + 2 R1 
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(4.30) 
(4.31) 
(4.32) 
(4.33) 
f 
\ 
A small deviation from the above calculated values should be expected 
due to the change of the emitter follower base-emitter voltage as a function of 
the output level. The find the exact solution is difficult because a degenarate 
equation would have to be solved. 
Note from the above equations that the temperature coefficient of the 
output levels can be nulled by forcing lo to have a positive temperature 
coefficient so that it will cancell the negative temperature coefficient of the 
VBEon. Thus, the bias current temperature coefficient required to maintain 
constant gain and logic levels can be generated by one reference circuit. 
4.6. Bandgap Reference 
The Bandgap reference schematic diagram is shown in Figure 4.12. A 
reference voltage is produced by an inverted Brokaw bandgap cell (BR1, BR2) 
that is connected to the positive power supply. The bandgap voltage is 
regulated by an amplifier that provides current feedback, as opposed to the 
conventional voltage feedback. The feedback current comes from the collector 
of BR7 and has a value equal to the bandgap voltage ( about 1.2 V) minus the 
voltage drop across the diode BR14 divided by the resistance of RR3. This 
current is mirrored to the rest of the comparator bias circuitry. 
The current of the bandgap reference transistors is set by their emitter 
area ratio and the resistance value of RA1. Since the emitter area ratio is eight, 
then 
1 KT Ae1 
le1 = le(BR1) = IE(BR2) = RR1 q '"Ae2 
26 mV 
le1 = 400 0 In a = 135.2 µA (T=25 °C) 
=> 
Therefore, the bandgap reference voltage can be calculated as follows 
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(4.34) 
Vee 
----4 ~---~ ~-----------------~ ~------~------------~ .,___-t14 
BR8 RR2 
1.7K RR3 
2X 920 
BR9 VREF (1.22 V) RR1 
400 BR14 
2X 2X 
BR18 BR2 BR1 
2X 2X/4 2(2X) 
BR10 
1X 
BR16 BR17 
2X 2X CR 
RR7 ARB 3pF IREF 
20K SK Vee !sooµA 
+ 135 µA Vee 
RR9 BR5 
32K 1X BR6 
135µA ! 2X 
VEE 
BR11 VBIAS BR7 1X 1X 
BR12 
BR3 BR4 
1X BR13 RR& 
2X 2X 2X 700 RAS 
1K 
3 
VEE 
Figure 4.12. Bandgap current reference 
·I 
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VREF = ( le1 + IE2 ) RR2 + Vee(BR2) => 
KT le2 
= 2 IE1 RR2 + q In A J E2 SP => 
(7.35) 
VREF = (2 · 135.2 · 1.7) mV + 760 mV = 1.220 V (T=25 °C) 
Once, the reference voltage is known, the refence current can be 
calculated from 
IREF = 
VREF - Vse(BR14) 
RR3 
(7.36) 
Combining Equations (7.34), (7.35), and (7.36) we find 
2 IE2 RR2 + VsE(BR2) - VsE(BR14) 
RR3 IREF => --
IREF 
RR2 RR2 1 KT Ae1 
"" 2 IE2 RR3 = 2 RR3 RR1 q In AE2 => 
(7.37) 
1700 IREF "" 2 920 135.2 µA = 500 µA (T =25 °C) 
The temperature coefficient of the reference current is found by taking the 
derivative of the above equation to find 
dlseE RR2 1 KT Ae1 
dT = 2 RR3 RR1 q In AE2 => 
1 dlREF 1 
- - -
- RAEF dT - T TC(IREF) 
(8.38) 
which is exactly equal to Equation (4.23); Therefore, the bandgap reference 
,, j generates the bias currents necessary to maintain constant voltage gain over 
temperature. Also, approxiamatelly the same temperaure coefficient is used to 
maintain constant output logic levels. 
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CHAPTER 5 
f xperimenial Resulls 
5 .1 Introduction 
This chapter sumarizes the comparator performance obtained from the 
simulation and the experimental results. Once the circuit design was competed, 
the majority of the chip layout was done using a software tool called ICED 
(Graphics Editor for IC Design) writte~ by IC Editors lnc .. The hardware used 
was an IBM PC6386 compatible personal computer manufactured by AT&T. 
The ICED layout of the linear array was also provided by AT&T. 
The layout task involved connecting the transistors and diffused resistors 
with top and bottom level metal. Also, the layout of the thin-film resistors was 
performed to comply with the laser beam tolerance requirements of most 
commercially available laser trimmers. The finishing layout details and 
connectivity verifications were performed in cooperation with the AT&T layout 
department (DES). In addition, the metal layout parasitics were extracted so that 
the final circuit simulations could be performed. 
5.2. Simulation Results 
Advice, the AT&T proprietary IC circuit simulator, was used to verify the 
comparator design. The Advice file that included the circuit description, the 
layout metal parasitics, and the package parasitics was used for simulations. 
The schematic of the test circuit is shown in Figure 5.1 . Resistors 
Rsp/RsN and RTplRTN simulate the 50 O source and termination impedances. 
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Resistors Re1/Re2 are used for the pull-down of the ECL output (fourth gain) 
stage. An external voltage source Vr (-2V) provides the pull-down. 
The circuit performance presented here is based on the nominall device 
models at room temperature. Worst-case simulations were also performed 
during the circuit design phase but are not included. The "room" junction 
temperature at which the simulations were performed was found from 
TJ(room) = Troom + Po 8JA = Troom + (Ice Vee+ IEE VEE+ Ir Vr) 8JA (5.1) 
TJ(room) = 17 + (87.2 + 160.1 + 52.6) 10-3100 °C = 47.0 °C 
5.2.1 Simulated DC Performance 
Since the circuit is balanced, the nominal input offset voltage and offset 
current are zero. The typical values of the DC parameters simulated are shown 
below on Table 5.1 . ., ·· 
TABLE 5.1 
s· I t d DC 1mu a e t I parame er va ues 
Parameter Value Units 
Pas. Supply Current, Ice 17.43 mA 
Nea. Supply Current, IEE 32.01 mA 
Input Bias Current, Is 3.773 µA 
Power Dissipation, Po 247 mW 
Output Digital Hiah, VoH -0.942 V 
Output Diaital Low, VoL -1.742 V 
Voltaae Gain, Av 6,400 1'76.1 '1 VN ·ds
·1 
Figure 5.2 shows the transfer function of each of the digital outputs and 
Figure 5.3 shows the differential output versus the differential input. It is evident 
that the DC gain is high enough to reduce the uncertainty window under 1 mV. 
71 
vcc +5 v 
7 
R SP GND2 GND1 8 5 
+ 6 Qout 3 
Vsp 
+ 
Vod 
• 
RsN 1 4 -
- Qout 
VsN RE2 
RE1 
50 50 RTN RTP 
50 50 VEE -5V 
VT (-2 V) 
Figure 5.1. Comparator test circuit schematic diagram 
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It is important that the output digital voltage level remain constant with 
variations of temperature. Figures 5.4 and 5.5 show the variation of the 
digital 
output levels with temperature. Even under the worst-case military temp
erature 
range (-55 °C to 125 °C ambient) the digital outputs remain within the window of 
compatibility with the F1 OOK ECL logic requirements. 
5.2.2 Simulated AC and Transient Response 
The AC frequency response of the comparator in the linear region is 
shown in Figure 5.6. Also shown are the AC characteristics of the interme
diate 
stages.The overall bandwidth of the comparator appears to be dominate
d by 
the response of the output stage. This is due to the requirement that the o
utput 
swing is set by the digital logic levels. Large swing necesitates large
 gain 
setting resistor values and therefore large RC time constants. Of course, 
since 
the output stage never operates in the linear region, the bandwidth i
s not 
directly indicative of the comparator response. 
The transient response of the four gain stages to a ±100 mV input signal 
V101 is shown in Figure 5.7. Also, the digital output level transient respon
se is 
shown in Figure 5.8. The total propagation delay io is found to be 2.20 ns. 
Therefore, the maximum frequency that the comparator can be opera
ted is 
given by the ring oscillator frequency given by 
1 
fmax = 2 'tO 
1 
= 2 (2.20 ns) = 227 MHz (5.2) 
The transient performance of each gain stage and the overall comparator 
is summarized on Table 5.2 below. 
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Figure 5.2. Digital output levels vs differential input 
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Figure 5.3. Differential output vs differential Input 
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Figure 5.4. Digital "High" voltage level vs temperature 
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Figure 5.5. Digital "Low" voltage level vs temperature 
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Figure 5.6. AC frequency response 
• • • 
1 I ( 
Legend 
1 Input 
2 VOD1 
3 VOD2 
1 VOD3 
5 VOD4 
E+l O 
Legend 
1 Input 
2 VOD1 
3 VOD2 
1 VOD3 
5 VOD4 
V 
-1.2E+OQ-+---...-------+------..--..--...-+----....-.............. 
o. s. E-09 1 .oE-08 1 . -ce 
Time, s 
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Figure 5.8. Output digital level time response 
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Table 5.2 
Com arator transient erformance results 
Parameter 1st 2nd 3rd 4th Total Units 
Sta e Sta e Sta e Sta e 
AC Gain, Av 18.0 14.4 20.0 23. 7 7 6 .1 dB 
Pro a ation Dela , to 550 450 500 700 2,200 s 
f 910 1,110 1,000 710 230 MHz 
5.3. Experimental Results 
The mask generation and the wafer fabrication were both performed by 
AT&T Microelectronics (Reading, Pennsylvania) using their standard CBIC-U 
linear array processing. Two finished wafers were provided. One wafer included 
a low temperature deposited Silicon Oxide and Silicon Nitride film sandwich to 
protect against scratching and humidity, while the second wafer did not. 
The second wafer was used to verify the circuit functionality by probing 
not only the probe pads but also the top level metal in various parts of the 
circuit. Once the electrical results were found to be satisfactory, twenty chips 
were chosen in random from the wafer with the protection film and were 
packaged in 8-pin sidebrazed ceramic packages. 
5. 3. 1 DC Performance 
A printed-circuit board was constructed with two copper metal planes 
with the same electrical connections as shown in Figure 5.1. The supply 
currents and the digital output levels were measured while a large (about 100 
mV) differential input voltage was applied. 
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All the available units were tested. The distribution of the supply current 
values are shown in Figures 5.9 and 5.1 O. The distribution of the digital levels 
are shown in Figures 5.11 and 5.12. All the values are agree with the 
predictions. The values of the supply currents are slightly on the positive side. 
The distribution of the digital levels is tight. enough to meet the logic 
compatibility requiremets under worst case. 
Figures 5.13 through 5.18 show the supply current and digital levels 
variation with positive and negative power supply. It is shown that the positive 
supply can be reduced to as much as 1 V while the negative supply can be 
reduced to about 3.5V. The larger negative supply current variation with VEE is 
due to the current through the resistors that bias the output emitter followers of 
the third stage. 
Figure 5.19 shows the output logic level variation with the total supply 
voltage value. The total supply voltage can be reduced to as much as 4.5 V and 
still maintain functionality. The objective of being able to operate the comparator 
with a large supply voltage range has therefore being achieved. 
Figure 5.20 the variation of the digital levels with the pulled-down voltage 
Vr. For small values of Vr there is not enough bias current to drive the output 
emitter followers "low" and, therefore, the voltage error of VoL is larger than that /\. 
of V OH. - ~- "" --- - - _ .-
The measurement of the voltage gain, offset voltage, input bias, and 
offset currents requires the comparator to operate in the linear region. Attempts 
to force the comparator to work in the linear region have failed. It has been 
observed that when the differential voltage across the inputs is less than about 
±1 O mV (as low as 4 mV has been achieved) the comparator starts oscillating at 
at a frequency of about 900 MHz that makes the DC parameter measurement 
impossible. 
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1· 
Figure 5.21. Comparator oscillation displayed on a spectrum analyz
er 
Figure 5.21 is a picture of a spectrum analyzer showing the resona
nce 
exhibited by the comparator in the linear region. The oscillation i
s detected 
using an RF coil at one end of a coaxial cable connected to the
 spectrum 
analyzer. The same oscillation was detected by circuit probing. The
 oscillation 
goes away when the differential input voltage is greater than abou
t ±1 O mV. 
This value tends to be a strong function of the particular test set-up us
ed. 
It has been possible to measure the comparator input bias current Is
, and 
input offset current los indirectly. A relatively large differential input voltage was
 
applied (about 480 mV) first such that it forced the comparator to go into the 
non-linear region in which it is stable. With a positive input signal p
olarity, the 
current flowing into the positive input terminal was measured. Then
 the input 
signal polarity was reversed and the current going into the neg
ative input 
terminal was measured. 
This technique uses the fact that the collector current of each of the 
input 
transistors in the linear region is half the value when the circuit oper
ates in the 
non-linear region. It is assummed that the transistor current ga
in and its 
86 
mismatch does not change appreciably with changing current density. At worse, 
since the transistor current gain is reduced with current density, the measured 
experimental results are pessimistic. Figure 5.22 shows the distribution of the 
input bias current. Its value is found by taking one fourth the sum of the two input 
bias measured cu~rents. Its value is very close to the simulation results. Figure 
5.23 shows the distribution of the input offset current which has been found by 
taking half the value of the difference between the measured currents. Its 3cr 
value is ±173 nA. That means that the current gains of the two input transistors 
have a 3a mismatch of ±5.3 o/o, which agrees with the manufacturer's data sheet 
value of ±5 o/o. 
5.3.2 Transient Performance 
The propagation delay of the comparator was measured by applying a 
pulse at the input and measuring with a probe the time difference between the 
input and the output pulse. First the input signal was probed and the waveform 
of the incoming signal was displayed along with the waveform of the probe 
signal. The coaxial cable cable legth of the incoming signal was adjusted until 
the two waveforms seem to have zero delay as shown in Figure 5.24. 
Then the probe was removed f ram the input comparator pin and was 
placed at the output. The propagation delay was measured directly as the time 
difference between the two waveforms shown in Figure 5.25. Eigth devices 
were measured. The measured propagation delay values ranged from 1 .9 ns to ,r 
2.3 ns with an average value of 2.1 ns. Assuming a measurement error of about 
±0.1 ns, then the measured results agree with the simulation results. 
Figure 5.26 shows the comparator response to a square wave with slow 
rise and fall times. The ripples are attributed to the probe impedance 
mismatches. Figure 5.27 shows the comparator response to a 100 MHz 
sinewave. It can been seen that the output waveform is still fairly square. The 
chip photomicrograph is shown in Figure ~.28. 
" 
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Figure 5.24. Nulling the difference of the Input signal 
and probe propagation delays 
Figure 5.25. Input and output waveforms used to 
measure the propagation delays 
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Figure 5.26. Comparator response to a square wave 
Figure 5.27. Comparator response to a 100 MHz slnewave 
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Figure 5.28. Chip photomicrograph 
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CHAPTER 6 
Discussion of Results and Conclusion 
6 .1 Discussion of Results 
Based on the experimental results, it appears that the comparator 
described here functions according to the predictions made based 
on 
calculations and/or simulations. However, two important parameters, nam
ely 
the voltage gain and the input offset voltage, were not measured because of 
the 
high frequency oscillation problem. 
According to various industry sources [17, 18, 19] this oscillation problem 
with comparators is the rule rather than the exception. In fact, it has been na
med 
comparator chatter. It is attributed to the fact that the comparator, being a v
ery 
fast device with high gain, is particularly susceptible to AC feedback originat
ing 
mostly from package and test fixture parasitics. According to this theory, 
the 
comparator described here is expected to be more susceptible to th
ese 
parasitic effects since it has the uprecedented combination of gain and speed
. 
The effects of the feedback on the stability of an amplifier are well known. 
An amplifier, with open loop gain of Av(co) and negative feedback attenuation of 
~, will oscillate if the magnitude of the the loop gain is higher than unity and
 its 
phase shift is larger than 180°. Therefore, the comparator described here
 is 
potentially unstable if the isolation from the output to the input pins is less 
than 
the comparator gain, which is as much as 76.1 dB. This isolation magnitude
 is 
very large and can only be achieved by using specialized packages. 
The calculation of the isolation between pins is very difficult. However we 
can 
do order-of-magnitude calculations to test the validity of this theory by assum
ing 
that the test circuit of Figure 6.1 has a package parasitic capacitance 
Cp 
connected from Oour (pin#3) to the inverting input (pin#1 ). Note that the 
92 
VCC+S V 
7 
RSP 8 
Vsp + 6 3 50 Qout 
RTP + 
50 Yid Yod 
• 
-
RSN 1 
Qout 
4 
-
50 
RE2 RE1 
50 50 
RTN 
50 
VEE -SV 
VT (-2 V) 
Cp 
Figure 6.1. Comparator test circuit schematic diagram with package 
parasitic feedback capacitor. 
effective impedance Rs at each input terminal is 25 n (RsNI/RSP). The value of 
the capacitor necessary such that an oscillatory condition occurs 
is calculated 
from the fact that the inverse of the feedback gain has to be less or e
qual to the 
open-loop gain of the comparator Av(f) at frequencies higher than the 
bandwidth f-3dB· Therefore the minimum capacitance value ne
cessary for 
oscillation is given by 
Cp m·n - 1 - · 
1 
- 4 4 fF (6 1 ) 
, 
1 
- 2 x f-3dB Av Rs - 6.28 227 10s 6400 25 - · 
· 
The magnitude of this parasitic capacitance is small compared to
 the 
package parasitic capacitance. The parasitic capacitance values repo
rted in the 
literature vary usually from a few hundred fempto-Farads to a few 
pico-Farads 
(20). As an example, if the pin-to-pin capacitance of the DIP packages is in the 
order of 0.22 pF, then the capacitance from pin#1 (V1N-) to pin#3 (Oour) is in the 
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order of 11 O fF. Even this relatively low value is 25 times higher than the va
lue 
calculated using Equation (6.1 ). 
Using this value of parasitic capacitance, the maximum gain that can be 
achieved while maintaining the same bandwidth is 25 times smaller; which
 is 
calculated to be Av.max = 256. Therefore, the minimum signal that can
 be 
applied without oscillation is ±3.0 mV which is very close to the value that
 has 
been observed experimentally (±4 mV). 
If the voltage gain is to be maintained then the bandwidth has to be 
decreased 25 times to 9.1 MHz (if oscillations are to be avoided). In otherwords, 
the propagation delay will increase to 55 ns. From (6.1) we can calculate the 
maximum gain-bandwidth product GBW for a comparator packaged in a 
DIP 
package to be 
1 
GBWmax = f_3dB Av= 2 1t C p Rs = 
1 
6.28110 10-1s 25 = SBGHz (6.1) 
Examining Figure 5.6 we observe that the GBW of 58 GHz occurs at a little l
ess 
than 1 GHz which is almost the same frequency of the experimentally obser
ved 
oscillation shown in Figure 5.21. 
Based on the above discussion, its is obvious that in order to be able to 
measure the gain of the comparator a package with very low parasitics has
 to 
be used. The preferred package should have very high isolation from inpu
t to 
the output pins. Another feature is that it should have low pin inductance so
 that 
fast transient signals would not disturb common power supplies and grounds
. 
On the chip level, each gain stage has been laid out separately from 
each other so that crosstalk between stages is minimized. Perhaps, 
the 
oscillation problem could be reduced by using a non-standard pinout wh
ich 
includes multiple supply and ground pins. This comparator has all four stag
es 
sharing the same negative power supply and the first two stages sharing 
the 
positive power supply. 
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If the oscillation problem is eliminated, the input offset voltage is 
expected to be as low as was predicted. This is due to the fact that the input 
offset voltage and offset current both depend on the mismatch of the input stage 
transistors and the fact that the experimentally measured values of the input 
offset current are almost exactly the same as the values predicted. Once the 
offset voltage is within the trim range, it can be trimmed to within ±50 µV as 
predicted in Chapter 4. No attempt has been made to trim the offset. 
The comparator bit accuracy can now be calculated based on the 
measured and predicted parameter values. Assuming 1 Kn DC source 
impedances, the input uncertainty window can be calculated from (2.4) and 
(2.8) to be 
Vu "" 7~!o~V + --./ (50 µV)2 + (1 K 173 nV)2 -- ±300 µV 
Therefore, for a 5V full-scale input voltage the comparator bit accuracy is 
found from Equation (2.11) to be 
Ne = 
I VFs n Vu 
1 n 2 -1 = 13. O bits 
Thus for a 12-bit system the comparator contributes hart the error since 
f _ 2 (300 µV) _ O 5 e - 1.221 mV - · (or e = 1) 
(6.2) 
(6.3) 
which is reasonable. The comparator bit precision can be improved by reducing 
the source impedance. 
95 
6 .2 Conclusion 
An analog comparator has been designed, fabricated using a 
complementary bipolar linear array, and tested. Both block and transistor level 
design techniques have been developed so that the comparator can achieve 
performance necessary for 12-bit accurate AID converter systems. 
On-chip thin film resistors allow the input offset voltage be trimmed to less 
than ±50 µV. The voltage gain is calculated to be 6,400 (76.1 dB). The 
measured typical value of the input bias current is 3.3 µA while the 3a value of 
the input offset current is 173 nA. Thus, the maximum error contributed by the 
comparator to the AID system is calculated to be ±300 µ V, or half the LSB size 
(assuming a 5 V full-scale input voltage and 1 K!l source impedance). 
Vertical PNP transistors, as opposed to commonly used Zener diodes, 
perform the level shifting with high speed while allowing the use of a 5-to-10 V 
power supply. In addition, a modified emitter-coupled pair amplifier design has 
been used to achieve a 2.1 ns typical propagation delay. 
It has been shown both high speed and high accuracy can be achieved 
simultaneously only if a package with low parasitic capacitances and 
inductances, and excellent (>80 dB) output to input isolation is used. If an 8-pin 
ceramic DIP package is used, the comparator can oscillate at a frequency of 
about 900 MHz in the linear range which prohibits the voltage gain from 
reaching its maximum value and limits its input linear range. 
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APPENDIX 
CBIC-U Transistor PSPICE Model Values 
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a 
TRANSISTOR NU231A01 
SIZE= 46 x 71 MICRONS 
RECOMMENDED le RANGE FOR >80% PEAK DC GAIN l.OE-OSA TO 2.0E-03A 
RECOMMENDED le RANGE FOR >80% PEAK SPEED 6.0E-04A TO 3.0E-03A 
MAXIMUM CURRENT HANDLING CAPABILITY 8.0E-03A 
VARIABLE SLOW NOMINAL FAST 
RB 53.6 89.8 143.2 
IRB 0 0 0 
RBM 25.3 19.9 i2.2 
RC 36.2 30.7 25.2 
RE 1 . 4 1. 4 1 . 4 
IS 5.25E-17 l.SSE-16 2.93£-16 
EG 1.206 1.206 1.206 
XTI 2 2 2 
XTB 2.363 2.363 2.363 
BF 100 220 380 
IKF 12E-3 6E-3 8£-3 
NF 1 1 1 
VAF 84 66 30 
ISE 1.19£-15 l.19E-15 l.19E-15 
NE 1 . 7 1 . 7 1 . 8 
BR 4 4 4 
IKR 1E6 1E6 lES 
NR 1 1 1 
VAR 3 3 3 
ISC l.92E-20 l.92E-20 1.92£-20 
NC 1. 7 1.7 1 . 7 
TF 28P 25P 20P 
TR 5.3N 3.SN 1. SN 
CJE lSlE-15 120E-15 89E-15 
VJE 1.105 1.105 1.105 
MJE 0.495 0.495 0.495 
CJC 196E-15 166E-l5 136£-15 
VJC 0.615 0.615 0.615 
MJC 0.335 0.335 0.335 
XCJC 0.144 0 .144 0 .144 
CJS 412E-15 368.4E-15 332.SE-15 
VJS 0.5 0.5 0.5 
MJS 0.318 0.318 0.318 
FC 0.5 0.5 0.5 
ITF 45E-3 45E-3 45E-3 
VTF 10 10 10 
XTF 30 15 10 
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TRANSISTOR NU431A01 
SIZE= 46 x 93 MICRONS 
RECOMMENDED le RANGE FOR >80% PEAK DC GAIN 2.0E-OSA TO 4.0E-03A 
RECOMMENDED Ic RANGE FOR >80% PEAK SPEED l.2E-03 TO 6.0E-03A 
MAXIMUM CURRENT HANDLING CAPABILITY 16.0E-03A 
VARIABLE SLOW NOMINAL FAST 
RB 26.8 44.9 71.6 
IRB 0 0 ) 
RBM 12.65 9.95 6. 1 
RC 36.2 30.7 25.2 
RE 0.7 0.7 0.7 
IS l.OSE-16 3.16E-16 5.86E-16 
EG 1.206 1.206 1.206 
XTI 2 2 2 
XTB 2.363 2.363 2.363 
BF 100 220 380 
IKF 24E-3 12E-3 16E-3 
NF I 1 1 
VAF 84 66 30 
ISE 2.39£-15 2.39£-15 2.39E-15 
NE 1 . 7 1 . 7 1 . 8 
BR 4 4 4 
IKR 2E6 2E6 2E6 
NR 1 1 1 
VAR 3 3 3 
ISC 3.84E-20 3.84E-20 3.84E-20 
NC 1 . 7 1 . 7 1 . 7 
TF ;p 25P 20P 
TR 6.3N 4.3N 2N 
CJE 362E-15 240E-15 178E-15 
VJE 1.105 1.105 1.105 
MJE 0.495 0.495 0.495 
CJC 340.4E-15 288.44£-15 237.2E-15 
VJC 0.615 0.615 0.615 
MJC 0.335 0.335 0.335 
XCJC 0.166 0 .166 0 .166 
CJS 538.2E-I5 481.2E-15 434.7E-15 
VJS 0.5 0.5 0.5 
MJS 0.318 0.318 0.318 
FC 0.5 0.5 0.5 
ITF 90E-3 90E-3 90E-3 
VTF 10 10 10 
XTF 30 15 10 
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TRANSISTOR NU362A02 
SIZ~ = 123.5 x 98 MICRONS 
RECOMMENDED Ic RANGE FOR >80% PEAK DC GAIN 6.0E-OSA TO l.2E-02A 
RECOMMENDED Ic RANGE FOR >80% PEAK SPEED 3.6E-03A TO l.8E-02A 
MAXIMUM CURRENT HANDLING CAPABILITY 30.0E-03A 
VARIABLE 
RB 
!RB 
RBM 
RC 
RE 
IS 
EG 
XTI 
XTB 
BF 
IKF 
NF 
VAF 
·sE 
NE 
BR 
IKR 
NR 
VAR 
ISC 
NC 
TF 
TR 
CJE 
VJE 
MJE 
CJC 
VJC 
MJC 
XCJC 
CJS 
VJS 
MJS 
FC 
ITF 
VTF 
XTF 
SLOW 
8.934 
0 
4.217 
4.704 
0.233 
3.lSE-16 
1.206 
2 
2.363 
100 
72E-3 
1 
84 
7.16E-15 
1 . 7 
4 
6E6 
1 
3 
l.lSE-19 
1 . 7 
28P 
8.3N 
l.086E-12 
1.105 
0.495 
921E-I5 
0.615 
0.335 
0 .183 
800.7E-15 
0.5 
0.318 
0.5 
270E-3 
10 
30 
102 
NOMINAL 
14.967 
0 
3.317 
3.989 
0.233 
9.48E-16 
1.206 
2 
2.363 
220 
36E-3 
1 
66 
7.16E-15 
1. 7 
4 
6E6 
I 
3 
l.ISE-19 
1 . 7 
25P 
6.4N 
720E-15 
1.105 
0.495 
. . 
780.SE-15 
0.615 
0.335 
0.183 
715.SE-15 
0.5 
0.318 
0.5 
270E-3 
10 
15 
FAST 
23.863 
~ 
2.033 
3.274 
0.233 
l.758E-15 
1.206 
2 
2.363 
380 
48E-3 
1 
30 
7.16E-15 
1. 8 
4 
6E6 
1 
3 
l . l ~E -19 
I. y 
20P 
2.SN 
534E-15 
1.105 
0.495 
642.lE-15 
0.615 
0.335 
0 .183 
646.6E-15 
0.5 
0.318 
0.5 
270E-3 
10 
10 
,,, 
// 
TRANSISTOR NU663A02 
SIZE = 146 x 160 
RECOMMENDED Ic RANGE FOR >80% PEAK DC GAIN l.2E-04A TO 2.4E-02A 
RECOMMENDED Ic RANGE FOR >80% PEAK SPEED 7.2E-03A TO 3.6E-02A 
MAXIMUM CURRENT HANDLING CAPABILITY 60.0E-03A 
VARIABLE SLOW NOMINAL FAST 
RB 4.466 7.483 11.937 
IRB 0 0 ·"" I 
RBM 2 .108 1.658 1.017 
RC 2.352 t.995 l. 63 7 
RE 0.1167 0.1167 I 0.1167 
IS 6.3£-16 l.896E-15 3.SlE-15 
EG 1.206 1.206 1.206 
XTI 2 2 2 
XTB 2.363 2.363 2.363 
BF 100 220 380 
IKF 144E-3 72E-3 96E-3 
NF 1 1 1 
VAF 84 66 30 
ISE 1. 43E- l 4 l.43E-14 l.43E-14 
NE 1 . 7 1. 7 1. 8 
BR 4 4 4 
IKR I2E6 12E6 12E6 
NR 1 1 I 
VAR 3 3 3 
ISC 2.3IE-19 2.31E-19 2.31E-19 
NC 1 . 7 1. 7 1 . 7 
TF 28P 25P 20P 
TR IO.SN 7.3N ' 3.SN 
CJE 2.172E-12 l.44E-12 1.068£-12 
VJE 1.105 1.105 1.105 
MJE 0.495 0. 495 . 0.495 
CJC l.665E-12 l.41E-12 l.16IE-12 
VJC 0.615 0.615 0.615 
MJC 0.335 0.335 0.335 
XCJC 0.203 0.203 0.203 
CJS 1.065E-12 951.6E-15 859.7E-15 
VJS 0.5 0.5 0.5 
MJS 0.318 0.318 0.318 
FC 0.5 0.5 0.5 
ITF 540E-3 540E-3 540E-3 
VTF 10 10 10 
XTF 30 15 10 
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TRANSISTOR PU231A01 
SIZE= 52.5 x 72.5 MICRONS 
RECOMMENDED Ic RANGE FOR >80% PEAK DC GAIN l.OE-OSA TO 2.2E-03A 
RECOMMENDED Ic RANGE FOR >80% PEAK SPEED 6.0E-04A TO 3.6E-03A 
MAXIMUM CURRENT HANDLING CAPABILITY 8.0E-03A 
VARIABLE 
RB 
IRB 
RBM 
RC 
RE 
IS 
EG 
XTI 
XTB 
BF 
IKF 
NF 
VAF 
ISE 
NE 
BR 
IKR 
NR 
VAR 
ISC. 
NC 
TF 
TR 
CJE 
VJE 
M_JE 
CJC 
VJC 
MJC 
XCJC 
CJS 
VJS 
MJS 
FC 
ITF 
VTF 
XTF 
SLOW 
52.61 
0 
33.81 
45.97 
0.6 
5.32E-17 
1.206 
1 . 5 
2.053 
64 
ISE-3 
1 
so 
l.3E-14 
1.557 
4 
1E6 
1 
1. 4 
2.49E-18 
1. 634 
SOP 
IO.SN 
163E-15 
0.8939 
0.493 
365.45E-15 
0.53 
0 .19 
0 .144 
807.lE-15 
0.6 
0.348 
0.8 
lSOE-3 
10 
24 
104 
) 
NOMINAL 
71. 36 
0 
25.66 
37.8 
0.6 
l.21E-16 
1.206 
l . 5 
2.053 
115 
lSE-3 
1 
30 
6.lE-15 
1.557 
4 
1E6 
1 • 
1 . 4 °• 
2.49E-18 
1.634 
33P 
4.3N 
120E-I5 
0.8939 
0. 4-93 · · 
316.73£-15 
0. 53 \\ 
0.19 \ 
0.144 
769E-15 
0.6 
0.348 
0.8 
lSOE-3 
10 
18 
J 
\ FAST 
98.8 
J 
16.8 
29.56 
0.6 
2.18E-16 
1.206 
1 . 5 
2.053 
190 
20E-3 
1 
21 
5.7E-15 
1 . 6 
4 
1£6 
l 
1 . 4 
2.49E-18 
1.634 
29P 
1.3N 
89£-15 
0.8939 
0.493 
267.6E-15 
0.53 
0 .19 
0 .144 
730.6£-15 
0.6 
0.348 
0.8 
lSOE-3 
10 
13 
TRANSISTOR PU432A01 
SIZE= 52.5 x 105.5 ~ICRONS 
RECOMMENDED Ic RANGE FOR >80% PEAK DC GAIN 2.0E-OSA TO 4.SE-03A 
RECOMMENDED Ic RANGE FOR >80% PEAK SPEED l.2E-03A TO 7.2E-03A 
MAXIMUM CURRENT HANDLING CAPABILITY 16.~E-03A 
VARIABLE SLOW NOMINAL FAST 
RB 26.31 35.68 49.4 
IRB 0 0 
.. 
,J 
RBM 16.91 12.83 8.4 
RC 22.99 18.88 14.78 
RE 0.3 0.3 0.3 
IS l.064E-16 2.42E-16 4.36E-16 
EG 1.206 1.206 1.206 
XTI 1 . 5 l . 5 : . 5 
XTB 2.053 2.053 2.053 
BF 64 115 190 
IKF 30E-3 30E-3 40E-3 
NF 1 1 1 
VAF so 30 21 
ISE 2.6E-14 l.22E-14 l.14E-14 
NE 1.557 1.557 1 . 6 
BR 4 4 4 
IKR 2E6 2E6 2E6 
NR 1 1 1 
VAR 1. 4 1.4 l . 4 
ISC 4.98E-18 4.98E-18 4.98E-18 
NC 1.634 1.634 1.634 
TF SOP 33P 29P 
TR 12.3N 5.3N 1.3N 
CJE 326E-15 - 240E-15 178E-15 
VJE 0.8939 0.8939 0.8939 
MJE 0.493 o. 493 . 0.493 
CJC 635.lE-15 550.4E-15 465E-15 
VJC 0.53 0.53 0.53 
..,,r 0 .19 O .19 0 .19 I.-
A~JC 0 .165 O .165 0 .165 
CJS l.20IE·l2 l.I45E-12 l.OSSE-12 
VJS 0.6 0.6 0.6 
MJS 0.348 0.348 0.348 
FC a.a a.a 0.8 
ITF 300E-3 300E-3 300E-3 
VTF 10 10 10 
XTF 24 18 13 
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TRANSISTOR PU392A02 
SIZE= 172.5 x 94.5 MICRONS 
RECOMMENDED Ic RANGE FOR >80% PEAK DC GAIN 9.0E-05A TO 2.0E-02A 
RECOMMENDED Ic RANGE FOR >80% PEAK SPEED 5.4E-03A TO 3.2E-02A 
MAXIMUM CURRENT HANDLING CAPABILITY 30.0E-03A 
VARIABLE SLOW NOMINAL FAST 
RB 5.846 7.929 10.978 
IRB 0 0 
. 
. I 
·.BM 3.757 2.851 1.867 
RC 5.317 4.368 3.419 
RE 0.067 0.067 0.067 
IS 4.788E-16 l.089E-15 1.962E-15 
EG 1.206 1.206 1.206 
XTI I . 5 1 . 5 1 . 5 
XTB 2.053 2.053 2.053 
BF 64 115 190 
IKF 135E-3 135E-3 180E-3 
NF 1 1 l 
VAF 50 30 21 
ISE l.17E-13 · 5.49E-I4 S.13E-14 
NE 1.557 1.557 1 . 6 
BR 4 4 4 
IKR 9E6 9E6 9E6 
NR 1 1 1 
VAR 1. 4 1. 4 1 . 4 
ISC 2.24E-I7 2.24E-17 2.24E-17 
NC 1.634 1.634 1.634 
~F SOP 33P 29P 
~R 15N 6.3N 1.SN 
CJE l.467E-12 l.OSE-12 801£-15 
VJE 0.8939 0.8939 0.8939 
MJE 0.493 0.493 0.493 . . 
CJC ?.437E-12 2.112E-12 l.784E-12 
VJC u.53 0.53 0.53 
MJC 0 .19 0 .19 0. 19 
XCJC 0 .194 a .194 0 .194 
CJS 3.372E-12 3.212E-I2 3.052E-12 
VJS 0.6 0.6 0.6 
MJS 0.348 0.348 0.348 
FC a.a 0.8 0.8 
ITF 1. 35 1. 35 1. 3 5 
VTF 10 10 10 
XTF 24 18 13 
106 
r, .I 
TRANSISTOR PU693A02 
S I Z E =- 2 0 2 . 5 x 15 6 . 5 MIC RONS ·. 
RECOMMENDED Ic RANGE FOR >80% PEAK DC GAIN l.8E-04A TO 4.IE-02A 
RECOMMENDED Ic RANGE FOR >80% PEAK SPEED l.1E-02A TO 6.5E-02A 
MAXIMUM CURRENT HANDLING CAPABILITY 60.0E-03A 
VARIABLE SLOW NOMINAL FAST 
RB 2.922 3.965 5.489 
IRB 0 0 0 
RBM 1.878 1.426 0.933 
RC 2.659 2 .184 l . 71 RE 0.033 0.033 0.033 
IS 9.576E-16 2.178E-15 3.924£-15 
EG 1.206 1.206 1.206 
XTI 1 . 5 l . 5 I . 5 
XTB 2.053 2.053 2.053 BF 64 115 190 
IKF 270E-3 270E-3 360E-3 
NF 1 I I 
VAF 50 30 21 
ISE 2.34E-13 1.IE-13 l.03E-13 NE 1.557 1.557 I . 6 BR 4 4 4 IKR 18E6 18£6 18E6 NR I l 1 VAR I. 4 1.4 1 . 4 
ISC 4.48E-17 4.48E-17 4.48E-17 
NC 1.634 ~. 634 1.634 
TF SOP 33P 29P 
TR 19N 7.6N I.SN CJE 2.934E-12 2.16E-12 l.602E-12 
'/JE 0.8939 0.8939 0.8939 
MJE 0.493 0.493 0.493 
CJC 4.402E-I2 3.SISE-12 3.222E-12 
VJC 0.53 0.53 0.53 
MJC 0 .19 0 .19 0 .19 
XCJC 0.214 0.214 0.214 
CJS 6.0SIE-12 5.765E-12 5.477E-12 
VJS 0.6 0.6 0.6 
MJS 0.348 0.348 0.348 
FC J .. a 0.8 0.8 
ITF 2.7 2.7 2.7 
VTF 10 10 10 
XTF 24 18 13 
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Vita 
lconomos (lea) Antonios Koullias was born on August 28th, 1959 in the 
Greek island of Kalymnos, located in the southeastern part of the Aegean sea. 
His father, Antonios lconomos Koullias, and mother, Evdokia (the daughter of 
Mikhail and Helen Marangos), both came from families of fishermen and 
spongedivers. 
In the summer of 1977, right after finishing high school, lea Kou Iii as 
immigrated in the United States, settling in the town of Tarpon Springs, Florida. 
While handling various odd jobs, including plumber, dishwasher, and busboy, 
he attended St. Petersburg Junior College and received his Associate in Arts 
degree in the summer of 1979. He then transferred to the University of Florida 
where he received his Bachelor in Electrical Engineering degree in May, 1982. 
After graduation, he worked for Burr-Brown Corp. located in Tucson, 
Arizona as a product engineer. He dealt primarily with the manufacturing issues 
of high-precision amplifiers. At the same time, he attended classes at the 
University of Arizona towards a Master's degree and taught an electronics 
course at Pima College. In December 1983, he returned to Florida, and worked 
for the Semiconductor Division of the Harris Corporation as an analog 
integrated circuit design engineer. He designed mainly high-speed circuits, 
including the world's fastest (as of this writing) unity-gain stable operational 
amplifier in production. He also studied, competed, and taught under Master 
Pok Sik Yun the Korean martial art of Tae Kwon Do in which he earned a 
second degree black belt. In December 1986 he got married to former Cynthia 
Madelline, the daughter of William and Joan Lee. 
In May 1988, he moved to Reading Pennsylvania where he started 
working as an MTS for AT&T Bell Laboratories. Also, he started attending 
classes at Lehigh University in the fall semester of the same year. His first child,. 
Anthony William, was born in February 1989. lco is scheduled to receive his MS 
degree in October of this year (1990). 
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